Amd S1: Memory - Clevo M660JE Service Manual

Table of Contents

Advertisement

AMD S1: Memory

U24C
AMD-638P-SK1
SKT638
SEC 3 OF 6
MEMORY_A
M_A_DATA63
AA12
MA_DATA<63>
MA_DM<7>
Y13
M_A_DATA62
AB12
AB16
MA_DATA<62>
MA_DM<6>
M_A_DATA61
AA14
Y19
MA_DATA<61>
MA_DM<5>
M_A_DATA60
AB14
AC24
MA_DATA<60>
MA_DM<4>
M_A_DATA59
W11
F24
MA_DATA<59>
MA_DM<3>
M_A_DATA58
Y12
E19
MA_DATA<58>
MA_DM<2>
M_A_DATA57
AD13
C15
MA_DATA<57>
MA_DM<1>
M_A_DATA56
AB13
E12
MA_DATA<56>
MA_DM<0>
M_A_DATA55
AD15
MA_DATA<55>
M_A_DATA54
AB15
MA_DATA<54>
M_A_DATA53
AB17
MA_DATA<53>
M_A_DATA52
Y17
W12
MA_DATA<52>
MA_DQS<7>
M_A_DATA51
Y14
Y15
MA_DATA<51>
MA_DQS<6>
M_A_DATA50
W14
AB19
MA_DATA<50>
MA_DQS<5>
M_A_DATA49
W16
AD23
MA_DATA<49>
MA_DQS<4>
M_A_DATA48
AD17
G22
MA_DATA<48>
MA_DQS<3>
M_A_DATA47
Y18
C22
MA_DATA<47>
MA_DQS<2>
M_A_DATA46
AD19
G16
MA_DATA<46>
MA_DQS<1>
M_A_DATA45
AD21
G13
MA_DATA<45>
MA_DQS<0>
M_A_DATA44
AB21
MA_DATA<44>
M_A_DATA43
AB18
MA_DATA<43>
M_A_DATA42
AA18
MA_DATA<42>
M_A_DATA41
AA20
W13
MA_DATA<41>
MA_DQS <7>*
M_A_DATA40
Y20
W15
MA_DATA<40>
MA_DQS <6>*
M_A_DATA39
AA22
AB20
MA_DATA<39>
MA_DQS <5>*
M_A_DATA38
Y22
AC23
MA_DATA<38>
MA_DQS <4>*
M_A_DATA37
W21
G21
MA_DATA<37>
MA_DQS <3>*
M_A_DATA36
W22
C21
MA_DATA<36>
MA_DQS <2>*
M_A_DATA35
AA21
G15
MA_DATA<35>
MA_DQS <1>*
M_A_DATA34
AB22
MA_DATA<34>
MA_DQS <0>*
H13
M_A_DATA33
AB24
MA_DATA<33>
M_A_DATA32
Y24
MA_DATA<32>
M_A_DATA31
H22
MA_DATA<31>
M_A_DATA30
H20
E16
MA_DATA<30>
MA0_CLK<1>
M_A_DATA29
E22
F16
MA_DATA<29>
MA0_CLK <1>*
M_A_DATA28
E21
MA_DATA<28>
M_A_DATA27
J19
Y16
MA_DATA<27>
MA0_CLK<2>
M_A_DATA26
H24
AA16
MA_DATA<26>
MA0_CLK <2>*
M_A_DATA25
F22
MA_DATA<25>
M_A_DATA24
F20
MA_DATA<24>
M_A_DATA23
C23
MA_DATA<23>
M_A_DATA22
B22
K22
MA_DATA<22>
MA_B ANK<2>
M_A_DATA21
F18
R20
MA_DATA<21>
MA_B ANK<1>
M_A_DATA20
E18
T22
MA_DATA<20>
MA_B ANK<0>
M_A_DATA19
E20
MA_DATA<19>
M_A_DATA18
D22
MA_DATA<18>
M_A_DATA17
C19
MA_DATA<17>
M_A_DATA16
G18
T20
MA_DATA<16>
MA _RAS*
M_A_DATA15
G17
U20
MA_DATA<15>
MA _CAS*
M_A_DATA14
C17
U21
MA_DATA<14>
MA_W E*
M_A_DATA13
F14
MA_DATA<13>
M_A_DATA12
E14
MA_DATA<12>
M_A_DATA11
H17
MA_DATA<11>
M_A_DATA10
E17
V19
MA_DATA<10>
MA 0_CS <3>*
M_A_DATA9
E15
J22
MA_DATA<9>
MA 0_CS <2>*
M_A_DATA8
H15
V22
MA_DATA<8>
MA 0_CS <1>*
M_A_DATA7
E13
T19
MA_DATA<7>
MA 0_CS <0>*
M_A_DATA6
C13
MA_DATA<6>
M_A_DATA5
H12
MA_DATA<5>
M_A_DATA4
H11
MA_DATA<4>
M_A_DATA3
G14
J20
MA_DATA<3>
MA_CKE<1>
M_A_DATA2
H14
J21
MA_DATA<2>
MA_CKE<0>
M_A_DATA1
F12
MA_DATA<1>
M_A_DATA0
G12
MA_DATA<0>
MA0_ODT<1>
V20
M_A_A15
K19
U19
MA_ADD<15>
MA0_ODT<0>
M_A_A14
K20
MA_ADD<14>
M_A_A13
V24
MA_ADD<13>
M_A_A12
K24
MA_ADD<12>
M_A_A11
L20
MA_ADD<11>
M_A_A10
R19
MA_ADD<10>
M_A_A9
L19
MA_ADD<9>
M_A_A8
L22
MA_ADD<8>
M_A_A7
L21
MA_ADD<7>
M_A_A6
M19
MA_ADD<6>
M_A_A5
M20
MA_ADD<5>
M_A_A4
M24
MA_ADD<4>
M_A_A3
M22
MA_ADD<3>
M_A_A2
N22
MA_ADD<2>
M_A_A1
N21
MA_ADD<1>
M_A_A0
R21
MA_ADD<0>
I462
M_A_DATA[0..63]
6
M_A_DATA[0..63]
M_A_A[15:0]
6
M_A_A[15:0]
M_A_DM[0..7]
6
M_A_DM[0..7]
M_A_DQS[0..7]
6
M_A_DQS[0..7]
M_A_DQS#[0..7]
6
M_A_DQS#[0..7]
M_A_DM7
M_B_DATA63
M_A_DM6
M_B_DATA62
M_A_DM5
M_B_DATA61
M_A_DM4
M_B_DATA60
M_A_DM3
M_B_DATA59
M_A_DM2
M_B_DATA58
M_A_DM1
M_B_DATA57
M_A_DM0
M_B_DATA56
M_B_DATA55
M_B_DATA54
M_B_DATA53
M_A_DQS7
M_B_DATA52
M_A_DQS6
M_B_DATA51
M_A_DQS5
M_B_DATA50
M_A_DQS4
M_B_DATA49
M_A_DQS3
M_B_DATA48
M_A_DQS2
M_B_DATA47
M_A_DQS1
M_B_DATA46
M_A_DQS0
M_B_DATA45
M_B_DATA44
M_B_DATA43
M_B_DATA42
M_A_DQS#7
M_B_DATA41
M_A_DQS#6
M_B_DATA40
M_A_DQS#5
M_B_DATA39
M_A_DQS#4
M_B_DATA38
M_A_DQS#3
M_B_DATA37
M_A_DQS#2
M_B_DATA36
M_A_DQS#1
M_B_DATA35
M_A_DQS#0
M_B_DATA34
M_B_DATA33
M_B_DATA32
M_B_DATA31
M_CLK_DDR0 6
C55
M_CLK_DDR0
M_B_DATA30
M_CLK_DDR#0
M_B_DATA29
1.5p_NPO
M_B_DATA28
M_CLK_DDR#0 6
M_CLK_DDR1
M_B_DATA27
M_CLK_DDR1 6
M_CLK_DDR#1
C52
M_B_DATA26
M_B_DATA25
1.5p_NPO
M_B_DATA24
M_CLK_DDR#1 6
M_B_DATA23
M_A_BS2
M_B_DATA22
M_A_BS2 6
M_A_BS1
M_B_DATA21
M_A_BS1 6
M_A_BS0
M_B_DATA20
M_A_BS0 6
M_B_DATA19
M_B_DATA18
M_B_DATA17
M_A_RAS#
M_B_DATA16
M_A_RAS# 6
M_A_CAS#
M_B_DATA15
M_A_CAS# 6
M_A_WE#
M_B_DATA14
M_A_WE# 6
M_B_DATA13
M_B_DATA12
M_B_DATA11
M_A_CS3#
M_B_DATA10
M_A_CS3# 6
M_A_CS2#
M_B_DATA9
M_A_CS2# 6
M_A_CS1#
M_B_DATA8
M_A_CS1# 6
M_A_CS0#
M_B_DATA7
M_A_CS0# 6
M_B_DATA6
M_B_DATA5
M_B_DATA4
M_CKE1
M_B_DATA3
M_CKE1 6
M_CKE0
M_B_DATA2
M_CKE0 6
M_B_DATA1
M_B_DATA0
M_ODT1
M_ODT1 6
M_ODT0
M_B_A15
M_ODT0 6
M_B_A14
M_B_A13
M_B_A12
M_B_A11
M_B_A10
M_B_A9
M_B_A8
M_B_A7
M_B_A6
M_B_A5
M_B_A4
M_B_A3
M_B_A2
M_B_A1
M_B_A0
+1.8V
2,3,5,6,7,33,34
+0.9V
5,6,7,33
U24D
AMD-638P-SK1
SKT638
SEC 4 OF 6
MEMORY_B
AD11
MB _DATA<63>
MB_DM<7>
AD12
M_B_DM7
AF11
AC16
M_B_DM6
MB _DATA<62>
MB_DM<6>
AF14
AE22
M_B_DM5
MB _DATA<61>
MB_DM<5>
AE14
AB26
M_B_DM4
MB _DATA<60>
MB_DM<4>
Y11
E25
M_B_DM3
MB _DATA<59>
MB_DM<3>
AB11
A22
M_B_DM2
MB _DATA<58>
MB_DM<2>
AC12
B16
M_B_DM1
MB _DATA<57>
MB_DM<1>
AF13
A12
M_B_DM0
MB _DATA<56>
MB_DM<0>
AF15
MB _DATA<55>
AF16
MB _DATA<54>
AC18
MB _DATA<53>
AF19
MB_DQS<7>
AF12
M_B_DQS7
MB _DATA<52>
AD14
AE16
M_B_DQS6
MB _DATA<51>
MB_DQS<6>
AC14
AF21
M_B_DQS5
MB _DATA<50>
MB_DQS<5>
AE18
AC25
M_B_DQS4
MB _DATA<49>
MB_DQS<4>
AD18
F26
M_B_DQS3
MB _DATA<48>
MB_DQS<3>
AD20
A24
M_B_DQS2
MB _DATA<47>
MB_DQS<2>
AC20
D16
M_B_DQS1
MB _DATA<46>
MB_DQS<1>
AF23
C12
M_B_DQS0
MB _DATA<45>
MB_DQS<0>
AF24
MB _DATA<44>
AF20
MB _DATA<43>
AE20
MB _DATA<42>
AD22
AE12
M_B_DQS#7
MB _DATA<41>
MB_DQS<7>*
AC22
AD16
M_B_DQS#6
MB _DATA<40>
MB_DQS<6>*
AE25
AF22
M_B_DQS#5
MB _DATA<39>
MB_DQS<5>*
AD26
AC26
M_B_DQS#4
MB _DATA<38>
MB_DQS<4>*
AA25
E26
M_B_DQS#3
MB _DATA<37>
MB_DQS<3>*
AA26
A23
M_B_DQS#2
MB _DATA<36>
MB_DQS<2>*
AE24
C16
M_B_DQS#1
MB _DATA<35>
MB_DQS<1>*
AD24
MB _DATA<34>
MB_DQS<0>*
B12
M_B_DQS#0
AA23
MB _DATA<33>
AA24
MB _DATA<32>
G24
C61
MB _DATA<31>
G23
A17
M_CLK_DDR2
MB _DATA<30>
MB0_CLK<1>
D26
A18
M_CLK_DDR#2
1.5p_NPO
MB _DATA<29>
MB0_CLK<1>*
C26
MB _DATA<28>
M_CLK_DDR3
G26
AF18
MB _DATA<27>
MB0_CLK<2>
G25
AF17
M_CLK_DDR#3
C466
MB _DATA<26>
MB0_CLK<2>*
E24
MB _DATA<25>
E23
1.5p_NPO
MB _DATA<24>
C24
MB _DATA<23>
B24
K26
M_B_BS2
MB _DATA<22>
MB _BANK<2>
M_B_BS2 7
C20
T26
M_B_BS1
MB _DATA<21>
MB _BANK<1>
M_B_BS1 7
B20
U26
M_B_BS0
MB _DATA<20>
MB _BANK<0>
M_B_BS0 7
C25
MB _DATA<19>
D24
MB _DATA<18>
A21
MB _DATA<17>
D20
U24
M_B_RAS#
MB _DATA<16>
MB_RAS *
M_B_RAS# 7
D18
V26
M_B_CAS#
MB _DATA<15>
MB_CAS *
M_B_CAS# 7
C18
U22
M_B_WE#
MB _DATA<14>
MB_WE *
M_B_WE# 7
D14
MB _DATA<13>
C14
MB _DATA<12>
A20
MB _DATA<11>
A19
Y 26
M_B_CS3#
MB _DATA<10>
MB0_CS<3>*
A16
J24
M_B_CS2#
MB _DATA<9>
MB0_CS<2>*
A15
W24
M_B_CS1#
MB _DATA<8>
MB0_CS<1>*
A13
U23
M_B_CS0#
MB _DATA<7>
MB0_CS<0>*
D12
MB _DATA<6>
E11
MB _DATA<5>
G11
MB _DATA<4>
B14
H26
M_CKE3
MB _DATA<3>
MB_CKE<1>
A14
J23
M_CKE2
MB _DATA<2>
MB_CKE<0>
A11
MB _DATA<1>
C11
MB _DATA<0>
MB 0_ODT<1>
W23
M_ODT3
J25
W26
M_ODT2
MB _ADD<15>
MB 0_ODT<0>
J26
MB _ADD<14>
W25
MB _ADD<13>
L23
MB _ADD<12>
L25
Y 10
+0.9V
MB _ADD<11>
VTT_S ENSE
U25
MB _ADD<10>
L24
MB _ADD<9>
M26
MB _ADD<8>
L26
W17
CPU_M_VREF
MB _ADD<7>
M_VREF
N23
MB _ADD<6>
N24
MB _ADD<5>
R385
N25
MB _ADD<4>
N26
AE10
Z04001
C58
MB _ADD<3>
M_ZN
+1.8V
P24
MB _ADD<2>
P26
39.2_1%
MB _ADD<1>
T24
R389
1000p_X5R
MB _ADD<0>
AF10
Z04002
M_P
I2
39.2_1%
M_B_DATA[0..63]
7
M_B_DATA[0..63]
M_B_A[15:0]
7
M_B_A[15:0]
M_B_DM[0..7]
7
M_B_DM[0..7]
M_B_DQS[0..7]
7
M_B_DQS[0..7]
M_B_DQS#[0..7]
7
M_B_DQS#[0..7]
Schematic Diagrams
Sheet 4 of 40
M_CLK_DDR2 7
AMD S1: Memory
M_CLK_DDR#2 7
M_CLK_DDR3 7
M_CLK_DDR#3 7
M_B_CS3# 7
M_B_CS2# 7
M_B_CS1# 7
M_B_CS0# 7
15 MIL TRACE
20MILSHORTER
M_CKE3 7
M_CKE2 7
THAN 6INCH
M_ODT3 7
+1.8V
M_ODT2 7
R61
1K_1%
C53
C65
R60
1K_1%
1000p_X5R
0.1u
AMD S1: Memory B - 5

Advertisement

Table of Contents
loading

This manual is also suitable for:

M665je

Table of Contents