Denon ADV-1000 Service Manual page 25

QQ
3 7 63 1515 0
ES4408F (DM: IC101)
ES4408F Terminal Function
Pin No. Pin Name
TE
L 13942296513
1 Vcc
2 LA 4
3 LA 5
4 LA 6
5 LA 7
6 LA 8
7 LA 9
8 Vss
9 Vcc
10 LA 10
11 LA 11
12 LA 12
13 LA 13
14 LA 14
15 LA 15
16 LA 16
17 Vss
18 Vcc
19 LA 17
20 LA 18
21 LA 19
22 LA 20
23 LA 21
www
24 RESET#
TDMDX
25
RSEL
.
26 Vss
27 Vcc
28 TDMDR
http://www.xiaoyu163.com
Vcc 1
LA4 2
LA5 3
LA6 4
LA7 5
LA8 6
LA9 7
Vss 8
Vcc 9
LA10 10
LA11 11
LA12 12
LA13 13
LA14 14
LA15 15
LA16 16
Vss 17
Vcc 18
LA17 19
LA18 20
LA19 21
LA20 22
LA21 23
RESET# 24
TDMDX/RSEL 25
Vss 26
Vcc 27
TDMDR 28
TDMCLK 29
TDMFS 30
TDMTSC# 31
TWS/SEL_PLL1 32
TSD/SEL_PLL0 33
Vss 34
Vcc 35
TSD1 36
TSD2 37
TSD3 38
MCLK 39
TBCK 40
SPDIF_DOBM 41
NC 42
Vss 43
Vcc 44
RSD 45
RWS 46
RBCK 47
APLLCAP 48
XIN 49
XOUT 50
Vcc 51
Vss 52
I/O Function
I 3.6V power supply
O Device address output
O Device address output
O Device address output
O Device address output
O Device address output
O Device address output
I GND
I 3.6V power supply
O Device address output
O Device address output
O Device address output
O Device address output
O Device address output
O Device address output
O Device address output
I GND
I 3.6V power supply
O Device address output
O Device address output
O Device address output
O Device address output
O Device address output
I Reset input, active low
x ao
y
O TDM transmit data
I ROM select
i
I GND
I 3.6V power supply
I TDM receive data
http://www.xiaoyu163.com
8
Q Q
Pin No. Pin Name
3 6 7 1 3
29 TDMCLK
30 TDMFS
31 TDMTSC#
TWS
32
SEL_PLL1
TSD0
33
SEL_PLL0
34 Vss
35 Vcc
36 TSD1
37 TSD2
38 TSD3
39 MCLK
40 TBCK
41 SPDIF_DOBM
42 NC
43 Vss
44 Vcc
45 RSD
46 RWS
47 RBCK
48 APLLCAP
49 XIN
50 XOUT
u163
51 Vcc
52 Vss
.
53 DMA 0
54 DMA 1
55 DMA 2
2 9 9 4 2 8
156 Vss
155 HA1
154 HA0
153 HCS3FX#
152 HCS1FX#
151 HIOCS16#
150 HRD#/DCI_ACK#
149 HWR#/DCI_CLK
148 Vcc
147 Vss
146 HIORDY
145 HRST#
144 HIRQ/DCI_ERR#
143 HRDQ#
142 HWRQ#/DCI_REQ#
141 HD15
140 HD14
139 Vcc
138 Vss
137 HD13
136 HD12
135 HD11
134 HD10
133 HD9
132 HD8/DCI_FDS#
131 HD7/DCI7
130 Vcc
129 Vss
128 HD6/DCI6
127 HD5/DCI5
126 HD4/DCI4
125 HD3/DCI3
124 HD2/DCI2
123 HD1/DCI1
122 HD0/DCI0
121 Vcc
120 Vss
119 HSYNCH#
118 VSYNCH#
117 PCLKQSCN
116 PCLK2XSCN
115 YUV7
114 YUV6
113 YUV5
112 Vss
111 Vcc
110 YUV4
109 YUV3
108 YUV2
107 YUV1
106 YUV0
105 DCLK
I/O Function
1 5 0 5 8 2 9 9 4
I TDM clock input
I TDM frame sync
O TDM output enable, active low
O Audio transmit frame sync
I Select PLL1
O Audio transmit serial data port0
I Select PLL0
I GND
I 3.6V power supply
O Audio transmit serial data port1
O Audio transmit serial data port2
O Audio transmit serial data port3
I/O Audio master clock for audio DAC
I/O Audio transmit bit clock
O S/PDIF (IEC958) format output
No connect pin
I GND
I 3.6V power supply
I Audio receive serial data
I Audio receive frame sync
I Audio receive bit clock
I Analog PLL capacitor
m
I Crystal input
O Crystal output
co
I 3.6V power supply
I GND
O DRAM address bus
O DRAM address bus
O DRAM address bus
ADV-1000
9 9
2 8 9 9
25