Coefficient Readback - Xilinx LogiCORE IP User Manual

Xilinx logicore ip video scaler v4.0 user guide
Hide thumbs Also See for LogiCORE IP:
Table of Contents

Advertisement

Chapter 8: Coefficients
Table 8-12: .coe File Example 3
1 (V)
3
1
1 (V)
3
2
1 (V)
-
-
-
-
-

Coefficient Readback

For coefficient verification purposes, a feature of the video scaler allows the user to read
back coefficients in the active coefficient memory.
Dedicated connections are included to facilitate this feature:
Before changing the set and bank read address, the user must set bit 3 of the control register
to 0. Using the coef_set_bank_rd_addr, the user provides a set number and bank
number for the coefficients he wants to read back. The user must then activate the new
bank of coefficients by setting bit 3 of the control register to 1. A FIFO is then populated
with that bank of coefficients. Once the intr_coef_mem_rdbk_rdy interrupt has gone
high, using coef_mem_rd_addr the user must also provide the phase and tap number of
the coefficient he wants to read from that bank. The coefficient will appear at
coef_mem_output three clk cycles later.
Reading back coefficients does not cause image distortion, and may be executed during
normal operation.
60
32
14099,
33
-544,
34
0;
35
""
coef_set_bank_rd_addr(11:8): Coefficient set read-address
coef_set_bank_rd_addr(1:0): Coefficient bank read-address. 00=HY, 01=HC, 10=VY,
11=VC
coef_mem_rd_addr(13:8): Coefficient phase read-address
coef_mem_rd_addr(3:0): Coefficient tap read-address
coef_mem_output(15:0): Coefficient readback output
intr_coef_mem_rdbk_rdy: Output flag indicating that the specified coefficient bank is
ready for reading
www.xilinx.com
Padding value
Video Scaler v4.0 User Guide
UG805 March 1, 2011

Advertisement

Table of Contents
loading
Need help?

Need help?

Do you have a question about the LogiCORE IP and is the answer not in the manual?

Questions and answers

Subscribe to Our Youtube Channel

Table of Contents