Table of Contents
Advertisement
QQ
3 7 63 1515 0
Pin No.
Pin Name
48, 49
TA11, TA10
50
VSS
51
VDD
52 ~ 55
TA03 ~ TA00
56 ~ 60
TA04 ~ TA08
61
XOE
62
TD9
63
VSS
64
TD10
65
TA09
66
TD11
67
TD12
68, 69
TD1, TD0
70 ~ 74
TD2 ~ TD6
75
VSS
76
TD7
77
TD8
78
TD29
79
TD13
80
TD14
81
TD15
TE
L 13942296513
82
TD16
83
TD17
84
TD18
85
TD19
86
TD20
87
SPO
88
VSS
89
MDSY
90
TD30
91
TD31
92
TD32
93
TD21
94
DIDT
95
DODT
96
TD23
97
TD33
98
SPOSL
99
TD22
100
VSS
www
.
http://www.xiaoyu163.com
I/O
O
Address signal output (Not used)
—
Ground
—
Power supply (+5 V)
O
Address signal output (Not used)
O
Address signal output (Not used)
O
Output enable control signal output (Not used)
O
Column address strobe signal output (Not used)
—
Ground
O
Chip select signal output (Not used)
O
Address signal output (Not used)
O
Row address strobe signal output (Not used)
O
Read/write control signal output (Not used)
I/O
Data signal input/output terminal (Not used)
I/O
Data signal input/output terminal (Not used)
—
Ground
I/O
Data signal input/output terminal (Not used)
I/O
Error (C2PO) data input/output terminal with external RAM (Not used)
I
External RAM selection input for error data write. ("H": External RAM) (Fixed to "L")
O
RAM access BUSY signal output (Not used)
O
ATRAC data EMPTY or immediately before FULL ("H" when DSC = ASC +1) (Not used) (Fixed to "L")
O
ATRAC data FULL or immediately before EMPTY ("H" when ASC = DSC +1) (Not used) (Fixed to "L")
O
ATRAC data is EMPTY ("H" when ASC = DSC) (Not used) (Fixed to "L")
O
Output signal indicating main/sub of playback data. ("H": Sub, ringing. "L": Main) (Not used) (Fixed to "L")
O
Insertion signal output (Not used)
O
DSC counter mode output (Not used)
O
DSC counter mode output (Not used)
O
System clock (512 fs = 22.5792 MHz) signal output (Not used)
—
Ground
O
Main data sync detection signal output (Not used)
I
L/R clock signal input (44.1 kHz)
I
Bit clock signal input (2.8224 MHz)
I
C2PO signal input (Indicates error status of data)
During recording: Record audio data signal output
I/O
During playback: Playback audio data signal input
I
16-bit data input for CXD2535CR digital audio input
O
16-bit data output for CXD2535CR digital audio output
O
Disc drive, EFM encoder/decoder playback mode output (Not used)
I
Defect ON/OFF switching signal input (Not used) (Fixed to "L")
I
Pin-87 (SPO) input/output switching input. ("L": IN, "H": OUT) (Not used) (Fixed to "L")
O
RAM controller internal master clock output terminal (Not used)
—
Ground
x
ao
u163
y
i
http://www.xiaoyu163.com
2 9
8
Description
Q Q
3
6 7
1 3
1 5
co
.
— 129 —
9 4
2 8
0 5
8
2 9
9 4
2 8
m
9 9
9 9
Advertisement
Table of Contents
