Sony DPA-300 Service Manual page 72

QQ
3 7 63 1515 0
• IC2007
MD ENCODER/DECODER (CXD1805AR) / MD BOARD (1/2)
Pin No. Pin Name I/O
1 VDD —
2 VSS —
3 ENSC I
4 MOSY —
5 DATA I
6 DTO O
7 C2PO I
8 BCK I
9 LRCK I
10 WFCK I
11 NC —
12 NC —
13 VSS —
14 ~ 21 MOB7 ~ MOB0 I/O
22 XRAS O
23 XCAS O
24 XMWR O
25 MAIO O
26 VDD —
27 VSS —
28 ~ 37 MA9 ~ MA0 O
TE
L 13942296513
38 VSS —
39 NC —
40 NC —
41 ACLK O
42 ADTI I
43 ADTO O
44 XABS O
45 AC2 O
46 XARQ I
47 VSS —
48 XTL2 O
49 XTL1 I
50 XTL0 O
51 VDD —
52 VSS —
53, 54 HA0, HA1 I
55 XHCS I
56 HINT O
57 HMDS I
www
.
http://www.xiaoyu163.com
Power supply (+5 V)
Ground
Subcode Q sync (SCOR) input from CXD2535CR
Not used
Playback picture data signal input
Record picture data signal output
C2PO signal input from CXD2535CR
Bit clock input (2.8224 MHz) (MCLK system)
L/R clock input (44.1 kHz) (MCLK system)
Write frame clock input
Not used
Not used
Ground
Buffer memory data bus
Row address strobe output to buffer memory
Column address strobe output to buffer memory
Data write output to buffer memory
Address output to buffer memory
Power supply (+5 V)
Ground
Address output to buffer memory
Ground
Not used
Not used
Data transfer clock output to ATRAC encoder/decoder
Data input from ATRAC encoder/decoder
Data output to ATRAC encoder/decoder
Data transfer sync pulse output to ATRAC encoder/decoder
C2PO signal output to ATRAC encoder/decoder
Data request input from ATRAC encoder/decoder
Ground
System clock output (Not used)
System clock (22.5792 MHz) input
Clock output (Not used)
Power supply (+5 V)
Ground
Address input from host
Chip select input from host
Interrupt request output to host
Host mode selection input (Fixed to "L")
x ao u163
y
i
— 126 —
http://www.xiaoyu163.com
2 9
8
Description
Q Q
3 6 7 1 3 1 5
co
.
9 4 2 8
0 5 8 2 9 9 4 2 8
m
9 9
9 9