Sony DPA-300 Service Manual page 63

Digital still recorder
Table of Contents

Advertisement

QQ
3 7 63 1515 0
• IC121 DIGITAL SIGNAL PROCESS, DIGITAL SERVO SIGNAL PROCESS (CXD2535CR) / BD BOARD
Pin No.
Pin Name
1
FS256
2
FOK
3
DFCT
4
SHCK
5
SHCKEN
6
WRPWR
7
DIRC
8
SWDT
9
SCLK
10
XLAT
11
SRDT
12
SENS
13
ADSY
14
SQSY
15
DQSY
16
XRST
17
TEST4
18
CLVSCK
TE
L 13942296513
19
TEST5
20
DOUT
21
DIN
22
FMCK
23
ADER
24
REC
25
DVSS
26
DOVF
27
DODT
28
DIDT
29
DTI
30
DTO
31
C2PO
32
BCK
33
LRCK
34
XTAO
35
XTAI
36
MCLK
37
XBCK
38
DVDD
39
WDCK
www
40
RFCK
.
http://www.xiaoyu163.com
I/O
O
11.2896 MHz clock output (MCLK) (Not used)
Output of FOK signal to system controller
O
Outputs "H" when focus is set
O
Outputs defect ON/OFF switching signal to ATRAC encoder/decoder
O
Outputs track jump detection signal to system controller
I
Track jump detection enable input (Not used) (Fixed at "H")
I
Inputs laser power switching signal from system controller
I
Disc drive recording/playback switching signal input (Fixed at "H")
I
Inputs write data signal from system controller
I
Inputs serial clock signal from system controller
I
Inputs serial latch signal from system controller
O
Outputs read data signal to system controller
O (3)
Outputs internal status (SENSE) to system controller
O
ADIP sync signal output (Not used)
Output subcode Q sync (SCOR) to system controller
O
Outputs "L" every 13.3 msec Outputs "H" at all most mostly
Outputs digital-in U-bit CD format subcode Q sync (SCOR) to system controller
O
Outputs "L" every 13.3 msec Outputs "H" at all most mostly
I
Inputs reset signal from system controller Reset: "L"
I
Test input (Fixed at "L")
O
Not used
I
Test input (Fixed at "L")
O
Digital audio signal output (For optical output)
I
Digital audio signal input (For optical input) (Not used)
O
ADIP FM demodulation clock signal output
O
ADIP CRC flag output "H":Error
Input of recording/playback switching signal from system controller
I
Recording: "H" Playback: "L"
Ground (Digital)
I
Digital audio output validity flag input (Fixed at "L")
I
Input of 16bit data for digital audio output
O
Output of 16bit data for digital audio input to ATRAC encoder/decoder
I
Input of recording audio data signal from ATRAC encoder/decoder
O (3)
Output of playback audio data signal to ATRAC encoder/decoder
Outputs C2PO signal to ATRAC encoder/decoder (Output indicating data error status)
O
Playback: C2PO ("H") Digital recording: Digital-in-Vflag Analog recording: "L"
O
Outputs bit clock signal (2.8224 MHz) (MCLK)
O
Outputs L/R clock signal (44.1 kHz) (MCLK)
O
System clock (512 fs=22.5792 MHz) signal output
I
Input of system clock (512fs=22.5792 MHz) signal input
O
MCLK clock (22.5792 MHz) signal output (Not used)
O
Pin 32 (BCK) inversion output (Not used)
Power supply (+5V) (Digital)
O
WDCK clock (88.2 kHz) signal output (MCLK)
O
RFCK clock (7.35 kHz) signal output (MCLK)
x
ao
u163
y
i
http://www.xiaoyu163.com
2 9
8
Description
Q Q
3
6 7
1 3
1 5
co
.
— 117 —
9 4
2 8
0 5
8
2 9
9 4
2 8
m
9 9
9 9

Advertisement

Table of Contents
loading

Table of Contents