Monitor Data - YASKAWA Varispeed CIMR-G7A Instruction Manual

General purpose inverter (advanced vector control) 200v/400v class 0.4 to 110/300 kw (1.2 to 160kva) (1.04 to 460kva)
Hide thumbs Also See for Varispeed CIMR-G7A:
Table of Contents

Advertisement

Register No.
000FH
Note Write 0 to all unused bits. Also, do not write data to reserved registers.

Monitor Data

The following table shows the monitor data. Monitor data can only be read.
Register No.
0020H
0021H
0022H
0023H
0024H
0025H
0026H
0027H
0028H
-96
6
Reference selection settings
Bit 0
Not used
Bit 1
Use MEMOBUS 0006H PID target value 1: Enabled 0: Disabled
Bits 2 to B
Not used
C
Broadcast data terminal S5 input 1: Enabled 0: Disabled
D
Broadcast data terminal S6 input 1: Enabled 0: Disabled
E
Broadcast data terminal S7 input 1: Enabled 0: Disabled
F
Broadcast data terminal S8 input 1: Enabled 0: Disabled
Inverter status
Bit 0
Operation 1: Operating 0: Stopped
Bit 1
Reverse operation 1: Reverse operation 0: Forward operation
Bit 2
Inverter startup complete 1: Completed 2: Not completed
Bit 3
Error 1: Error
Bit 4
Data setting error 1: Error
Bit 5
Multi-function contact output (terminal M1 - M2) 1: ON 0: OFF
Bit 6
Multi-function PHC output 1 (terminal P1 - PC) 1: ON 0: OFF
Bit 7
Multi-function PHC output 2 (terminal P2 - PC) 1: ON 0: OFF
Bit 8
Multi-function PHC output 3 (terminal P3 - C3) 1: ON 0: OFF
Bit 9
Multi-function PHC output 4 (terminal P4 - C4) 1: ON 0: OFF
Bits A and B
Not used
Error details
Bit 0
Overcurrent (OC) Ground fault (GF)
Bit 1
Main circuit overvoltage (OV)
Bit 2
Inverter overload (OL2)
Bit 3
Inverter overheat (OH1, OH2)
Bit 4
Injection brake transistor resistance overheat (rr, rH)
Bit 5
Fuse blown (PUF)
Bit 6
PID feedback reference lost (FbL)
Bit 7
External fault (EF, EFO)
Bit 8
Hardware error (CPF)
Bit 9
Motor overload (OL1), overtorque 1 (OL3) detected, or overtorque 2 (OL4) detected
Bit A
PG broken wire detected (PGO), Overspeed (OS), Speed deviation (DEV)
Bit B
Main circuit undervoltage (UV) detected
Main circuit undervoltage (UV1), control power supply error (UV2), inrush preven-
Bit C
tion circuit error (UV3), power loss
Bit D
SPO output phase open, SPI output phase open
Bit E
MEMOBUS communications error (CE)
Bit F
Operator disconnected (OPR)
Data link status
Bit 0
Writing data
Bit 1
Not used
Bit 2
Not used
Bit 3
Upper and lower limit errors
Bit 4
Data integrity error
Bits 5 to F
Not used
Frequency reference (U1-01)
Output frequency (U1-02)
Output voltage reference (U1-06)
Output current (U1-03)
Output power (U1-08)
Torque reference (U1-09)
Contents
Contents

Hide quick links:

Advertisement

Table of Contents
loading

Table of Contents