Table 2. I 2 C Addresses For Memory Module Smb; Table 3. Maximum 8 Dimm System Memory Configuration - X8 Single Rank; Table 4. Maximum 8 Dimm System Memory Configuration - X4 Dual Rank - Intel S5000XAL Technical Product Specification

Intel server board technical product specification
Hide thumbs Also See for S5000XAL:
Table of Contents

Advertisement

Functional Architecture
To boot the system, the system BIOS on the server board uses a dedicated I
information needed to program the MCH memory registers. The following table provides the I
addresses for each DIMM slot.
3.1.3.1
Memory RASUM Features
The MCH supports several memory RASUM (Reliability, Availability, Serviceability, Usability, and
Manageability) features. These features include the Intel
SDDC) for memory error detection and correction, Memory Scrubbing, Retry on Correctable Errors,
Memory Built In Self Test, DIMM Sparing, and Memory Mirroring. See the Intel
Server Board Family Datasheet for more information describing these features.
3.1.3.2
Supported Memory
The server board supports up to eight DDR2-533 or DDR2-667 Fully Buffered DIMMs (FBD memory).
The following tables show the maximum memory configurations supported using the specified memory
technology.
Table 3. Maximum 8 DIMM System Memory Configuration – x8 Single Rank
DRAM Technology x8
Single Rank
256 Mb
512 Mb
1024 Mb
2048 Mb
Table 4. Maximum 8 DIMM System Memory Configuration – x4 Dual Rank
DRAM Technology x4
Dual Rank
256 Mb
512 Mb
1024 Mb
2048 Mb
Note: DDR2 DIMMs that are not fully buffered are NOT supported on this server board. See the Intel
Server Board S5000PAL / S5000XAL Tested Memory List for a complete list of supported memory for
this server board.
28
2
Table 2. I
C Addresses for Memory Module SMB
Device
DIMM A1
DIMM A2
DIMM B1
DIMM B2
DIMM C1
DIMM C2
DIMM D1
DIMM D2
i
Maximum Capacity
Mirrored Mode
1 GB
2 GB
4 GB
8 GB
Maximum Capacity
Mirrored Mode
4 GB
8 GB
16 GB
16 GB
Revision 1.4
Intel order number: D31979-007
®
Intel
Server Board S5000PAL / S5000XAL TPS
2
C bus to retrieve DIMM
Address
0xA0
0xA2
0xA0
0xA2
0xA0
0xA2
0xA0
0xA2
®
x4 Single Device Data Correction (Intel
®
Maximum Capacity
Non-Mirrored Mode
2 GB
4 GB
8 GB
16 GB
Maximum Capacity
Non-Mirrored Mode
8 GB
16 GB
32 GB
32 GB
2
C
®
x4
S5000 Series Chipsets
®

Hide quick links:

Advertisement

Table of Contents
loading

This manual is also suitable for:

S5000pal

Table of Contents