Bus Operating Conditions; Bus Signal Line Load - SanDisk SDSDB-32-201-80 - Industrial Grade Flash Memory Card Product Manual

Secure digital card
Table of Contents

Advertisement

SD Card Interface Description

3.4.2. Bus Operating Conditions

SPI Mode bus operating conditions are identical to SD Card mode bus operating conditions. Table 3-4 lists the
power supply voltages. The CS (chip select) signal timing is identical to the input signal timing (see Figure 3-7).
Parameter
Peak voltage on all lines
Input Leakage Current
Output Leakage Current
Parameter
Supply Voltage
Supply Voltage
Supply voltage differentials (V
Power up Time

3.4.3. Bus Signal Line Load

The total capacitance CL of the CLK line of the SD Card bus is the sum of the bus master capacitance CHOST, the
bus capacitance CBUS itself and the capacitance CCARD of each card connected to this line:
CL = CHOST + CBUS + N CCARD
Where N is the number of connected cards. Requiring the sum of the host and bus capacitances not to exceed 30 pF
for up to 10 cards, and 40 pF for up to 30 cards, the values in Table 3-5must not be exceeded.
Parameter
Pull-up resistance
Bus signal line capacitance
Bus signal line capacitance
Single card capacitance
Maximum signal line inductance
Pull-up resistance inside card (pin 1)
3-8
Table 3-4. Power Supply Voltage
General
Symbol
All Inputs
All Outputs
Power Supply Voltage
Symbol
V
DD
, V
)
SS1
SS2
Table 3-5. Signal Line's Load
Symbol
Min.
R
10
CMD
R
DAT
C
L
C
L
C
CARD
R
10
DAT3
SanDisk Secure Digital (SD) Card Product Manual, Rev. 1.9 © 2003 SANDISK CORPORATION
Min.
Max.
Unit
-0.3
VDD+0.3
V
-10
10
A
-10
10
A
Min.
Max.
Unit
2.0
3.6
V
2.7
3.6
V
-0.3
0.3
V
250
mS
Max.
Unit
100
To prevent bus floating
k
250
pF
f
PP
100
pF
f
PP
10
pF
16
nH
f
PP
90
May be used for card detection
k
Remark
Remark
CMD0, 15, 55,
ACMD41 commands
Except CMD0, 15, 55,
ACMD41 commands
From 0V to V
Min.
DD
Remark
≤ 5 MHz, 21 cards
≤ 20 MHz, 7 cards
≤ 20 MHz

Hide quick links:

Advertisement

Table of Contents
loading

Table of Contents