Table 3-7. Signal Behavior During And After Reset - AMD Geode LX 600@0.7W Data Book

Processors
Table of Contents

Advertisement

Signal Definitions
Signal Name
Type
AD[31:0]
PCI
INTA#
PAR
REQ#
IRDY#
FRAME#
GNT#
DEVSEL#
TRDY#
STOP#
BA[1:0]
DDR
CAS[1:0]#
CBE[3:0]#
CS[3:0]#
DQ[63:0]
DQM[7:0]
DQS[7:0]
MA[13:0]
RAS[1:0]#
SDCLK[5:0]P
SDCLK[5:0]N
TLA[1:0]
WE[1:0]#
TDO
Debug
TDBGO
VIPSYNC (PD)
VIP
IRQ13
System
SUSPA#
DRGB[31:24]
Video
VSYNC
Video
HSYNC
DISPEN
DOTCLK
DRGB[23:0]
LDEMOD
VDDEN
CKE[1:0]#
DDR
AMD Geode™ LX Processors Data Book

Table 3-7. Signal Behavior During and After Reset

Behavior
TRI-STATE during RESET#
low
PD during reset.
Driven low during RESET# low
33234H
Signal Name
Type
VID[7:0] (PD)
Video
VIPCLK
CIS
System
TDBGI
Debug
TMS
TDI
TCLK
SYREF
System
DOTREF
Power-up states after RESET#
DRGB[31:24]
Video
DRGB[23:0]
DOTCLK
HSYNC
VSYNC
DISPEN
VDDEN
LDEMOD
VID[7:0]
VIPCLK
VIPSYNC
PW[1:0]
System
Behavior
Inputs during RESET# low
TRI-STATE with pin PD:
— Display filter can enable
outputs to drive alpha
(disables PDs).
— VIP can enable as inputs
(disables PDs).
Driven
Input with PD
Input with PD:
— PD remains if pin is used
as input.
— PD disables if VIP drives
pin.
TRI-STATE
43

Hide quick links:

Advertisement

Table of Contents
loading

Table of Contents

Save Article as PDF