Juniper LN1000 User Manual page 51

Mobile secure router
Hide thumbs Also See for LN1000:
Table of Contents

Advertisement

System going down IMMEDIATELY
JWaiting (max 60 seconds) for system process `vnlru' to stop...done
Waiting (max 60 seconds) for system process `vnlru_mem' to stop...done
Waiting (max 60 seconds) for system process `bufdaemon' to stop...done
Waiting (max 60 seconds) for system process `syncer' to stop...
Syncing disks, vnodes remaining...0 0 0 0 done
syncing disks... All buffers synced.
Uptime: 14h48m47s
Rebooting...
cpu_reset: Stopping other CPUs
Boot Flash: 16 MB in 131 Sectors (portwidth: 16bit
OCTEON CN56XX pass 2.1, Core clock: 600 MHz, DDR clock: 266 MHz
Device 1:
Product
Initializing IDE
Initializing FPGA
Programming /cf/usr/share/pfe/firmware/563-029572.bit: 2067591 bytes
Programmed successfully (time: 883972430 ticks)
PCIe: Waiting for port 0 link
PCIe: Port 0 link active, 1 lanes
0:00:00.0 0x003b1304
HWA FPGA Version 0x0011081200000055
PCIe: Waiting for port 1 link
PCIe: Port 1 link active, 4 lanes
1:00:00.0 0x0009184e
IDP Revision Date-Time: 05/28/08-18:00:00
Juniper LN1000-V revision 3.7, Serial# BF1111AG0006
Juniper Part # 710-027379
Bootstrap:
#1.6
Loader:
#2.5
12.1I20131213_1517_rwinter 2013-12-13 15:19:38 UTC
rwinter@svl-junos-d080.juniper.net
IPMC:
1.0.19
IPMC_RB:
1.0.19
SDRAM:
1024 MB
Boot flash:
16 MB @ 0x1fc00000
IDE flash:
977.4 MB (2001888 x 512)
USB:
not available
current_dev: ide
coremask:
0xfff (12 cores)
reset:
Soft
NVMRO:
Write-enabled
watchdog:
Armed
FPGA:
Enabled
FS Cleanup:
Disabled
POST:
Enabled
Firmware Image Status:
Primary Bootstrap: UP TO DATE
Secondary Loader0: UP TO DATE
Chapter 8: Troubleshooting Router Boot-Up and Operation
DWC OTG root hub
chipwidth: 16bit)
37

Advertisement

Table of Contents
loading

Table of Contents