Supero SUPERSERVER 5018A-TN4 User Manual page 86

S S
UPER ERVER 5018A-TN4 User's Manual
E Segment In DRAM
When this feature is set to Enabled, Target E segment will be routed to DRAM during
memory read and write cycles. The options are Enabled and Disabled.
F Segment In DRAM
When this feature is set to Enabled, Target F segment will be routed to DRAM during
memory read and write cycles. The options are Enabled and Disabled.
ZQ Calibration
When this feature is set to Enabled, commands to calibrate DRAM output drivers
will be issued so that ZQ Calibration will be performed during a system boot or
system reset. The options are Enabled and Disabled
Rank Margin Tool
Select Enabled to enable Rank Margin Tool support. The options are Enabled and
Disabled.
CMD Rate (Command Rate)
Use this feature to set the CMD rate, which is the number of clock cycles needed
for the memory to send data. The options are Auto, 1N, 2N and 3N.
Out-of-Order Memory Processing
Select Enabled to support Out-of-Order Memory Processing, which is a process
used by a computer to retrieve instructions from its memory to improve CPU per-
formance. The options are Enabled and Disabled.
Out-of-Order Aging Threshold
In a multi-core architecture, the DRAM system in a computer processes multiple
threads or streams of requests from the In_Order (FIFO: First_In_First_Out) queue
and the Out_of_Order queue in the interleaved/interconnect mode. This feature
allows the user to specify the maximum number of requests to be processed for
the same order before the system moves on and process the next thread of re-
quests in the "Out_Of_Order" queue while in the "Out_of_Order" cycle. Once the
"Out_of_Order" cycle expires, the system will move to the "In_Order" cycle and
starts to process the requests in the "In-Order" queue. The default setting is 31.
New Request Bypass
Select Enabled for the system to skip the process currently in progress and process
a new request immediately. The options are Enabled and Disabled.
Dynamic Self Refresh
Select Enabled to support Dynamic Self-Refreshing for the onboard memory control-
ler. The options are Enabled and Disabled.
7-14