Download Print this page
Hide thumbs Also See for AKD4558-A:

Advertisement

Quick Links

The AKD4558-A is an evaluation board for AK4558, which is 24/32bit, CODEC including 2ch ADC and
2ch DAC. The control settings of this board may be controlled via USB port, allowing for easy A/D and
D/A evaluation. BNC connectors are used for the input and output of the analog signals. This board also
has a digital interface which can be connected to the digital audio system via optical connector.
 Ordering guide
AKD4558-A
 Clock generator circuit (AK4118A used)
 Compatible with 2types of digital audio interface
- Optical input (x1) / Optical output (x1)
- Pin header for external data source
 BNC connector for an external clock input
 ADC 2ch input, DAC 2ch output
 USB port and 10pin header for board control
* Circuit diagram and PCB layout are attached at the end of this manual.
<KM116602>
GENERAL DESCRIPTION
Evaluation board for AK4558
--
Control software included with package
Figure 1. AKD4558-A Block Diagram
AK4558 Evaluation Board Rev.2
FUNCTION
- 1 -
[AKD4558-A]
2015/04

Advertisement

loading
Need help?

Need help?

Do you have a question about the AKD4558-A and is the answer not in the manual?

Questions and answers

Subscribe to Our Youtube Channel

Summary of Contents for AKM AKD4558-A

  • Page 1 AK4558 Evaluation Board Rev.2 GENERAL DESCRIPTION The AKD4558-A is an evaluation board for AK4558, which is 24/32bit, CODEC including 2ch ADC and 2ch DAC. The control settings of this board may be controlled via USB port, allowing for easy A/D and D/A evaluation.
  • Page 2: Board Diagram

    J203 J400 SW501 SW300 SW401 SW400 AKD4558-A Board Diagram Figure 2.  Description (1) U1 ( AK4558 ) 24/32bit,2ch A/D Converter, 2ch D/A Converter. (2) J200, J201, J202, J203 ( Analog data ) J200, J201 BNC connector : Analog Input for LIN, RIN.
  • Page 3 [AKD4558-A] (8) SW300 ( Dip-switch ) DIP type switch. Sets clock and audio format of AK4118A. DIF[2:0] used to set audio interface format and OCKS[1:0] used to master clock frequency. (9) SW500, SW501 ( Dip-switch ) DIP type switch. Sets clock and audio format and filter of AK4558.
  • Page 4 [AKD4558-A] Evaluation Board Manual  Operation sequence [1] Power supply line settings [2] Jumped pins settings [3] DIP switches settings [4] Toggle switches settings [5] Data format settings [6] Register control (Serial control) [7] Evaluation modes <KM116602> 2015/04 - 4 -...
  • Page 5 [AKD4558-A] [1] Power supply line settings (1-1) Power supply settings : Used the regulator (T1,T2,T3) <Default> Set up the power supplied lines. * Each supply line should be distributed from the power supply unit. Name Color Setting (Typ) Function Comments...
  • Page 6 [AKD4558-A] (1-2) About jumper for power supply The roles of the jumper for each power supply supplied from the regulator are as follows. Connection of the jumper for power supply : Name Function Comments Default Settings JP700 AVDD1 Select regulator power supply...
  • Page 7 [AKD4558-A] [2] Jumped pins settings Names Default Functions JP100 VDD18SEL Short Select Short / Open VDD18. Open: VDD18 pin of AK4558 open. Short: VDD18 pin of AK4558 input 1.8V. (default) JP400 Open Open: No input (default) Short: External MCLK(JACK:J400 EXT) input.
  • Page 8 [AKD4558-A] JP501 PMADR/SDASEL Select input to AK4558 (U1) PMADR/SDA SDA: SDA signal input to AK4558. (default) PMADR: PMADR signal of SW500 input to AK4558. JP502 PMDAL/CAD0SEL CAD0 Select input to AK4558 (U1) PMDAL/CAD0 CAD0: CAD0 signal input to AK4558. (default) PMDAL: PMDAL signal of SW500 input to AK4558.
  • Page 9 [AKD4558-A] [3] DIP switches settings (3-1). Setting for SW300 (Sets AK4118 (U2) audio format and master clock setting) Switch Name Function default DIF0 Set-up of DIF0 pin. (in parallel mode) DIF1 Set-up of DIF1 pin. (in parallel mode) DIF2 Set-up of DIF2 pin. (in parallel mode) OCKS1 Set-up of OCKS1 pin.
  • Page 10 [AKD4558-A] (3-2). Setting for SW500 (Sets AK4558 (U1) ) Switch Name Function default ADC Lch Power Management Pin in parallel control mode. (PS pin =”H”) PMADL L: ADC Lch Power Down H: Normal Mode ADC Rch Power Management Pin in parallel control mode. (PS pin =”H”)
  • Page 11 [AKD4558-A] [4] Toggle switches settings Up=”H”, Down=”L” [SW401] ( Power Down (PDN) for AK4558): Power Down (PDN) Switch for AK4558 Reset AK4558 (U1) once by brining SW401 to “L” once upon power-up. Keep “H” when AK4558 is in use; keep “L” when AK4558 is not in use.
  • Page 12 [AKD4558-A] [5] Data format settings (5-1) Settings of Data Format (SDTI/SDTO) Audio Interface Format settings of SDTI/SDTO can be set change by switching CKS3-0. (5-1-1): Case1 : PS pin = “L” CKS3 pin CKS2 pin Mode Slave Mode Slave Mode...
  • Page 13 [AKD4558-A] [6] Register control (Serial control) AKD4558-A can be controlled via USB (serial port). Connect board to PC using the USB cable (PORT600 - serial) included with the AKD4558-A. The control software is packed with the evaluation board. The software operation sequence is included in the evaluation board manual.
  • Page 14 [AKD4558-A] [7] Evaluation modes (7-1) ADC (Analog  Digital)  Toggle switch setting: SW400 SW401 L→H L→H AK4118(U2) : Used AK4558(U1) : Used Table 11. Toggle switch setting  Start up Control Register Setting 1: Port Reset & Write Default.
  • Page 15 [AKD4558-A] Control Software Manual ■ Evaluation Board and Control Soft Settings 1. Set an evaluation board properly. 2. Connect a PC (IBM-AT compatible) and an evaluation board via a USB cable. The evaluation board recognized as HID (Human Interface Device) on the PC.
  • Page 16: Operation Overview

    [AKD4558-A] ■ Operation Overview Function, register map and testing tool can be controlled by this control soft. These controls are selected by upper tabs. Buttons which are frequently used such as register initializing button “Write Default”, are located outside of the switching tab window.
  • Page 17: Reg]: Register Map

    [AKD4558-A] 1. [REG]: Register Map This tab is for a register writing and reading. Each bit on the register map is a push-button switch. Button Down indicates “H” or “1” and the bit name is in red (when read only it is in deep red).
  • Page 18 [AKD4558-A] 1-1. [Write]: Data Writing Dialog It is for when changing two or more bits on the same address at the same time. Click [Write] button located on the right of the each corresponded address for a pop-up dialog box.
  • Page 19 [AKD4558-A] 2. [Tool]: Testing Tools This tab screen is for the evaluation testing tool. Click button for each testing tool. Figure 6. Window of [Tool] <KM116602> 2015/04 - 19 -...
  • Page 20 [AKD4558-A] 2-1. [Repeat Test]: Repeat Test Dialog Click [Repeat Test] button in the Test tab to open a repeat test dialog shown below. Repeat writing test can be executed by this dialog. Figure 7. Window of [ Repeat Test ] [Start] Button : Starts the repeat test.
  • Page 21 [AKD4558-A] 2-2. [Loop Setting]: Loop Dialog Click [Loop Setting] button in the Tool tab to open loop setting dialog as shown below. Writing test can be executed. Figure 8. Window of [ Loop ] [ OK ] Button : Starts the test.
  • Page 22: Operating Suggestions

    [AKD4558-A] ■ Dialog Boxes 1. [All Req Write]: All Reg Write dialog box Click [All Reg Write] button in the main window to open register setting files. Register setting files saved by [SAVE] button can be applied. Figure 9. Window of [ All Reg Write ] [Open (left)]: Selects a register setting file (*.akr).
  • Page 23 [AKD4558-A] 2. [Data R/W]: Data R/W Dialog Box Click the [Data R/W] button in the main window for data read/write dialog box. Data write is available to specified address. Figure 10. Window of [ Data R/W ] [Address] Box: Input data address in hexadecimal numbers for data writing.
  • Page 24 [AKD4558-A] 3. [Sequence]: Sequence Dialog Box Click [Sequence] button to open register sequence setting dialog box. Register sequence can be set in this dialog box. Figure 11. Window of [Sequence ] ~ Sequence Setting ~ Set register sequence by following process bellow.
  • Page 25: Control Buttons

    [AKD4558-A] 2. Input sequence [Address]: Data address [Data]: Writing data [Mask]: Mask [Data] box data is ANDed with [Mask] box data. This is the actual writing data. When Mask = 0x00, current setting is hold. When Mask = 0xFF, the 8bit data which is set in the [Data] box is written.
  • Page 26 [AKD4558-A] 4. [Sequence(File)]: Sequence Setting File Dialog Box Click [Sequence(File)] button to open sequence setting file dialog box. Those files saved in the “Sequence setting dialog” can be applied in this dialog. Figure 12. Window of [ Sequence(File) ] [Open (left)]: Opens a sequence setting file (*.aks).
  • Page 27: Measurement Results

    [AKD4558-A] Measurement Results [Measurement condition] ・Measurement unit : Audio Precision, SYS-2722 (No.00122) : PSIA-2722 (No00096) ・MCKI : 256fs/128fs (12.288MHz/24.576MHz) ・BICK : 64fs ・fs : 48kHz/96kHz/192kHz ・Bit : 24bit ・Measurement Mode : Slave Mode ・Power Supply : VOP+(12V)=12V, GND AVDD=3.3V (Regulator), TVDD=VDD18=1.8V (Regulator) ・Input Frequency...
  • Page 28 [AKD4558-A] [Plot Data] 1. ADC (LIN/RIN => ADC) ADC (fs = 48kHz); LIN/RIN => ADC => SDTO AK4558 FFT ADC (LIN/RIN:L/R) [fs=48kHz, fin=1kHz, -1dBFS] -100 -110 -120 -130 -140 -150 -160 -170 -180 Figure 14. ADC – FFT (-1dBFS) [fs = 48kHz]...
  • Page 29 [AKD4558-A] AK4558 FFT ADC (LIN/RIN:L/R) [fs=48kHz, fin=1kHz, no signal] -100 -110 -120 -130 -140 -150 -160 -170 -180 Figure 16. ADC – FFT (No Signal) [fs = 48kHz] AK4558 THD+N vs Amplitude ADC (LIN/RIN:L/R) [fs=48kHz, fin=1kHz] -100 -105 -110 -115...
  • Page 30 [AKD4558-A] AK4558 THD+N vs Input Frequency ADC (LIN/RIN:L/R) [fs=48kHz, -1dBFS] R R R R R R R R R R R R R R R R R R R R R R R R R R R R R R R R R R R R R R R R R R R R R R R R R R R R R R R R R R R R R R R R R R R R R R R R R R R R R R R R R R R R R R R R R R R R R R R R R R R R R R R R R R R R R R R R R R R R R R R R R R R R...
  • Page 31 [AKD4558-A] AK4558 Frequency Response ADC (LIN/RIN:L/R) [fs=48kHz, -1dBFS] -0.1 -0.2 -0.3 -0.4 -0.5 -0.6 -0.7 -0.8 -0.9 -1.1 -1.2 -1.3 -1.4 -1.5 -1.6 -1.7 -1.8 -1.9 Figure 20. ADC – Frequency Response [fs = 48kHz] AK4558 Crosstalk ADC (LIN/RIN:L/R) [fs=48kHz, -1dBFS]...
  • Page 32 [AKD4558-A] 2. DAC (SDTI => DAC) DAC (fs = 48kHz); SDTI => DAC => LOUT/ROUT AK4558 FFT DAC (LOUT/ROUT) [fs=48kHz, fin=1kHz, 0dBFS] -100 -110 -120 -130 -140 -150 -160 -170 -180 Figure 22. DAC – FFT (0BFS) [fs = 48kHz]...
  • Page 33 [AKD4558-A] AK4558 FFT DAC (LOUT/ROUT) [fs=48kHz, fin=1kHz, no signal] -100 -110 -120 -130 -140 -150 -160 -170 -180 Figure 24. DAC – FFT (No Signal) [fs = 48kHz] AK4558 THD+N vs Amplitude DAC (LOUT/ROUT) [fs=48kHz, fin=1kHz] -100 -105 -110 -115...
  • Page 34 [AKD4558-A] AK4558 THD+N vs Input Frequency DAC (LOUT/ROUT) [fs=48kHz, 0dBFS] -100 -105 -110 -115 -120 Figure 26. DAC1 – THD+N vs. Input Frequency [fs = 48kHz] AK4558 Linearity DAC (LOUT/ROUT) [fs=48kHz,fin=1kHz] -100 -110 -120 -130 -140 -140 -120 -100 dBFS Figure 27.
  • Page 35 [AKD4558-A] AK4558 Frequency Response DAC (LOUT/ROUT) [fs=48kHz, 0dBFS] +0.9 +0.8 +0.7 +0.6 +0.5 +0.4 +0.3 +0.2 +0.1 -0.1 -0.2 -0.3 -0.4 -0.5 -0.6 -0.7 -0.8 -0.9 Figure 28. DAC – Frequency Response [fs = 48kHz] AK4558 Crosstalk DAC (LOUT/ROUT) [fs=48kHz, 0dBFS]...
  • Page 36: Revision History

    AKM or any third party with respect to the information in this document. You are fully responsible for use of such information contained in this document in your product design or applications.
  • Page 37 Cap(C120) Dip open R118 C120 C108 open AVSS 7pin_1 LRCK AVSS CKS3 CKS2 CKS1 Title Title Title TDMI/CKS0 <AKD4558-A> <AKD4558-A> <AKD4558-A> - 37 - Size Size Size Document Number Document Number Document Number <2> <2> <2> <AK4558> <AK4558> <AK4558> Date:...
  • Page 38 AVSS R203 ROUT ROUT1 C203 C205 R201 open AVSS AVSS AVSS + 1pin Socket (C204,C205,R200,R201) Title Title Title <AKD4558-A> <AKD4558-A> <AKD4558-A> - 38 - Size Size Size Document Number Document Number Document Number <2> <2> <2> <Analog IN/OUT> <Analog IN/OUT>...
  • Page 39 C308 0.1u 0.1u DIR-MCKI C304 C309 D33V DGND TP301 PORT2 D33V C302 0.1u Title Title Title PLTx <AKD4558-A> <AKD4558-A> <AKD4558-A> - 39 - DGND Size Size Size Document Number Document Number Document Number <2> <2> <2> <DIR/DIT> <DIR/DIT> <DIR/DIT> Date:...
  • Page 40 J400 JP403 PORT3 MCLK0 DIR-MCKI R403 SW401 MCKI-SEL C402 PDN1 0.1u JP400 DGND DGND Title Title Title <AKD4558-A> <AKD4558-A> <AKD4558-A> - 40 - Size Size Size Document Number Document Number Document Number <2> <2> <2> <LOGIC> <LOGIC> <LOGIC> Date: Date:...
  • Page 41 CKS1 R540 - R547 R548 - R555 CKS00 R569 TDMI/CKS0 JP504 Title Title Title R558 TDMI/CKS0SEL TDMI/I DGND DGND <AKD4558-A> <AKD4558-A> <AKD4558-A> - 41 - TDMO0 JP505 Size Size Size Document Number Document Number Document Number <2> <2> <2> TDMI I/O SEL <LOGIC>...
  • Page 42 RC5/D+/VP RA5/AN4/SS_N/HLVDIN/C2OUT RC6/TX/CK RC7/RX/DT/SDO DGND PIC18F4550 PORT601 open R611 open R612 open 10pin-CTRL DGND Title Title Title <AKD4558-A> <AKD4558-A> <AKD4558-A> - 42 - Size Size Size Document Number Document Number Document Number <2> <2> <2> <PC-IF> <PC-IF> <PC-IF> Date: Date:...
  • Page 43 0.1u 0.1u DGND DGND DGND DGND DGND C716 DGND J705 J706 DGND AVSS JP705 Title Title Title <AKD4558-A> <AKD4558-A> <AKD4558-A> - 43 - Size Size Size Document Number Document Number Document Number <2> <2> <2> DGND AVSS <POWER> <POWER> <POWER>...
  • Page 44 - 44 -...
  • Page 45 - 45 -...
  • Page 46 - 46 -...
  • Page 47 - 47 -...