Cpu 2/7 (Clk, Misc, Jtag - Clevo E5120Q Service Manual

Table of Contents

Advertisement

CPU 2/7 (CLK, MISC, JTAG)

PROCESSOR
Processor Compensation
Signals
R 2 38
4 9 . 9 _1 % _ 0 4
H _ C O MP 0
R 2 13
4 9 . 9 _1 % _ 0 4
H _ C O MP 1
H _ C O MP 2
R 2 37
2 0 _ 1% _ 0 4
R 2 36
2 0 _ 1% _ 0 4
H _ C O MP 3
T RACE WID TH 10 MIL, LEN GTH < 500M ILS
Processor Pullups
1 . 1 V S _ V T T
R 2 19
4 9 . 9 _1 % _ 0 4
H _ C A TE R R #
R 2 39
6 8 _ 04
H _ P R OC H O T# _ D
R 2 47
* 68 _ 0 4
H _ C P U R S T#
19 , 2 8
H _ P E C I
R 2 4 8
3 6
H _ P R O C H OT #
If P ROCHO T# i s no t use d, t hen it mu st b e te rmina ted
with a 50 -O p ull- up re sist or t o VTT _1.1 rai l.
1 9
H _ T H R MT R I P #
1 6
H _ P M _ S Y N C
R 2 4 9
1 6, 3 6
D E LA Y _ P W R GD
R 2 5 0
*1 0 m i l _ s ho rt _ 0 4
19
H _C P U P W R G D
R 5 2
*1 0 m i l _ s ho rt _ 0 4
1 6
P M_ D R A M _ P W R G D
16
H _V TT P W R GD
Conn ect to t he Pr oces sor ( VTTP WRGO OD) V TT_1 .1 V R pow er
good sig nal to pr oces sor. Sign al v oltag e le vel is 1. 1 V.
R 6 0
1 8 , 23 , 2 5 , 2 8
B U F _ P L T _R S T #
S igna l fr om PC H to Pro cesso r
C onne ct t o PCH (PL T_RS T#)
( need s to be l evel tra nslat ed
f rom 3.3 V to 1.1 V).
1 . 5 V S _ C P U
3. 3 V
R 5 0
1 . 1 K _1 % _ 0 4
V D D P W R GO OD _ R
U 1 7
4
R 6 2
R 2 4 6
*1 . 5 K _ 1 % _0 4
D R A MP W R GD _ C P U
3 K _ 1% _ 0 4
Int el ch ange
4.7 5K -- >1.1 K
12K -->3 K
2/7
( CLK,MISC,JTAG )
DDR3 Compensation Signals
S M _R C O MP _ 0
R 2 2 9
S M _R C O MP _ 1
R 2 3 0
S M _R C O MP _ 2
R 2 3 1
U 1 6B
H _ C OM P 3
A T2 3
C OM P 3
H _ C OM P 2
A T2 4
C OM P 2
H _ C OM P 1
G1 6
C OM P 1
H _ C OM P 0
A T2 6
C OM P 0
A H 2 4
S K T O C C #
A K 1 4
H _ C A T E R R #
C A TE R R #
A T1 5
P E C I
*1 0 m i l _ s h ort _ 0 4
H _ P R O C H OT # _ D
A N 2 6
P R OC H O T#
A K 1 5
T H E R MT R I P #
H _ C P U R S T #
A P 2 6
R E S E T _O B S #
A L1 5
P M _S Y N C
S Y S _ A GE N T_ P W R O K
A N 1 4
* 0 _0 4
V C C P W R GO OD _ 1
A N 2 7
V C C P W R GO OD _ 0
A K 1 3
V D D P W R GO OD _ R
S M _D R A MP W R OK
A M1 5
V T T P W R GOO D
A M2 6
H _ P W R G D _ X D P
T A P P W R GO OD
P L T _R S T # _R
A L1 4
1 . 5 K _ 1 % _0 4
R S TI N #
R 61
7 5 0 _1 % _ 04
P Z 98 9 2 7-3 6 4 1 -01 F
R 2 35
*8 . 2 K _ 04
1
I N 3 . 3V
2
1 . 1 V S _ V T T _P W R G D 1 6 , 3 3 , 34
* MC 7 4V H C 1 G 08 D F T 1G
R 2 0 6
BS S138 ( V GS 1. 5V )
1 0 0 _1 % _ 0 4
Q1 3
*R J U 0 0 3N 0 3T 1 0 6
2 4 . 9 _1 % _ 0 4
S M_ D R A MR S T #
S
D
1 3 0 _1 % _ 0 4
R 2 0 7
*1 0 0K _1 % _ 04
C 3 1 1
*4 7 n _5 0 V _ 0 4
A 1 6
B C L K _ C P U _ P 1 9
B C L K
B 1 6
B C L K _ C P U _ N 1 9
B C L K #
A R 30
B C L K _ I T P
A T 3 0
B C L K _ I T P #
E 1 6
P E G _C L K
C L K _ E X P _ P 1 5
D 16
C L K _ E X P _ N 1 5
P E G _ C L K #
A 1 8
C L K _ D P _ P
15
D P L L _ R E F _ S S C L K
A 1 7
C L K _ D P _ N
1 5
D P LL _ R E F _S S C L K #
F 6
S M_ D R A MR S T #
S M_ D R A M R S T #
A L 1
S M_ R C OM P _ 0
S M_ R C OM P [ 0 ]
A M 1
S M_ R C OM P _ 1
R 2 3 3
S M_ R C OM P [ 1 ]
A N 1
S M_ R C OM P _ 2
R 5 4
S M_ R C OM P [ 2 ]
A N 15
P M_ E X TT S # [ 0 ]
R 5 3
P M_ E X T_ T S # [ 0 ]
A P 1 5
P M_ E X TT S # [ 1 ]
R 2 3 2
P M_ E X T_ T S # [ 1 ]
R 2 3 4
A T 2 8
P R D Y #
A P 2 7
X D P _ P R E Q #
P R E Q#
A N 28
X D P _ TC L K
T C K
A P 2 8
X D P _ TM S
T M S
A T 2 7
X D P _ TR S T #
T R S T #
A T 2 9
X D P _ TD I _ R
T D I
A R 27
X D P _ TD O_ R
T D O
A R 29
X D P _ TD I _ M
T D I _M
A P 2 9
X D P _ TD O_ M
T D O _M
XD P _ T MS
R 2 5 2
A N 25
XD P _ T D O _M
R 2 4 4
D B R #
XD P _ T D I _ R
R 2 5 1
XD P _ P R E Q#
R 2 4 2
A J 2 2
XD P _ T D O _R
R 2 4 1
B P M# [ 0 ]
A K 2 2
B P M# [ 1 ]
A K 2 4
B P M# [ 2 ]
A J 2 4
B P M# [ 3 ]
A J 2 5
B P M# [ 4 ]
A H 22
B P M# [ 5 ]
A K 2 3
XD P _ T C L K
R 2 4 5
B P M# [ 6 ]
A H 23
XD P _ T R S T #
R 2 4 0
B P M# [ 7 ]
XD P _ T D O _M
R 2 4 3
3 . 3V
1 . 5V
1 . 5V S _C P U 7, 3 1
1 . 1V S _V TT 2 , 6 , 7 , 1 4, 1 5 , 1 6, 19 , 2 0 , 2 1, 3 4 , 3 5, 36
Schematic Diagrams
1. 5 V
R 2 03
* 1 K _ 1% _ 0 4
*1 0 m i l _ s h ort _ 0 4
D D R 3 _ D R A M R S T # 1 0, 1 1
D R A MR S T _C T R L 9 , 1 9
? ? IB EX C ONTR OL
Sheet 4 of 42
CPU 2/7
(CLK, MISC, JTAG)
1. 1 V S _ V T T
10 K _ 0 4
10 K _ 0 4
*0 _0 4
P M _E X T T S # _E C 3
*0 _0 4
T S # _D I MM 0 _1 1 0 , 1 1
*1 2. 4K _ 1 % _ 04
1. 1 V S _ V T T
*5 1_ 0 4
51 _ 0 4
*5 1_ 0 4
*5 1_ 0 4
*5 1_ 0 4
*5 1_ 0 4
51 _ 0 4
X D P _ T D I _ M
*1 0 m i l _ s h ort _ 0 4
3 , 1 2, 1 4 , 1 5 , 16 , 1 8 , 1 9, 2 0 , 2 1 , 23 , 2 4 , 2 5, 2 9 , 3 0 , 31 , 3 3 , 3 4, 3 5
9 , 1 0, 1 1 , 2 1 , 23 , 2 7 , 2 9, 3 1 , 3 3 , 36
CPU 2/7 (CLK, MISC, JTAG) B - 5

Hide quick links:

Advertisement

Table of Contents
loading

This manual is also suitable for:

E5125E5125-cE5128q-cE5120q-cW255huE5128q

Table of Contents