Bank B (Hb) Connections - 4DSP FC6301 User Manual

UM027 FC6301 User Manual
AB36
AC36
AB33
AB32
AB42
AA42
AB41
AA41
AA40
AB39

4.4.2 Bank B (HB) connections

Differential routing is applied with matched delay within all pairs on bank B (HB).
FPGA Pin
P38
R39
M37
M36
L40
L39
M39
M38
L42
L41
N39
N38
P35
P36
P37
N36
M42
M41
R38
T39
N41
N40
P41
P40
UM027
HA_N19
HA_P19
HA_N20
HA_P20
HA_N21
HA_P21
HA_N22
HA_P22
HA_N23
HA_P23
Table 4: FMC HA connections
Net Name
HB_N00_CC
HB_P00_CC
HB_N01
HB_P01
HB_N02
HB_P02
HB_N03
HB_P03
HB_N04
HB_P04
HB_N05
HB_P05
HB_N06_CC
HB_P06_CC
HB_N07
HB_P07
HB_N08
HB_P08
HB_N09
HB_P09
HB_N10
HB_P10
HB_N11
HB_P11
www.4dsp.com
-
F20 HA19_N
F19 HA19_P
E19 HA20_N
E18 HA20_P
K20 HA21_N
K19 HA21_P
J22 HA22_N
J21 HA22_P
K23 HA23_N
K22 HA23_P
FMC HPC
Pin Number Pin Name
K26 HB00_N_CC
K25 HB00_P_CC
J25 HB01_N
J24 HB01_P
F23 HB02_N
F22 HB02_P
E22 HB03_N
E21 HB03_P
F26 HB04_N
F25 HB04_P
E25 HB05_N
E24 HB05_P
K29 HB06_N_CC
K28 HB06_P_CC
J28 HB07_N
J27 HB07_P
F29 HB08_N
F28 HB08_P
E28 HB09_N
E27 HB09_P
K32 HB10_N
K31 HB10_P
J31 HB11_N
J30 HB11_P
r1.3
- 15