Advertisement
4.11 K4S641632F-TC75 (IC504) :CMOS SDRAM
• Pin layout
54 53 52 51 50 49 48 47 46 45 44 43 42 41 40 39 38 37
1
2
3
4
5
• Block diagram
CLK
ADD
LCKE
LRAS
CLK
• Pin function
Pin No.
Symbol
1
VDD
2
DQ0
3
VDDQ
4
DQ1
5
DQ2
6
VSSQ
7
DQ3
8
DQ4
6
7
8
9
10
11
12
Bank Select
LCBR
LWE
LCAS
Timing Register
CKE
CS
RAS
Power and ground for the input buffers and the core logic.
Data inputs/outputs are multiplexed on the same pins.
Isolated power supply and ground for the output buffers to provlde improved nolse immunity.
Data inputs/outputs are multiplexed on the same pins.
Data inputs/outputs are multiplexed on the same pins.
Isolated power supply and ground for the output buffers to provlde improved nolse immunity.
Data inputs/outputs are multiplexed on the same pins.
Data inputs/outputs are multiplexed on the same pins.
36 35 34 33 32 31 30 29 28
13
14
15
16
17
18 19 20 21 22 23 24 25 26 27
Data Input Register
1M 16
1M 16
1M 16
1M 16
Column Decoder
Latency & Burst Length
Programming Register
LWCBR
CAS
WE L(U)DQM
Function
UX-A7DVD
LWE
LDQM
DQ1
LDQM
(No.22013)1-51
Advertisement
