Integra DTR-5.9 Service Manual page 79

Av receiver
Hide thumbs Also See for DTR-5.9:
Table of Contents

Advertisement

QQ
3 7 63 1515 0
IC BLOCK DIAGRAMS AND TERMINAL DESCRIPTIONS-42
Q8501 : SiI9135ACTU ( HDMI Receiver)-4/5
TERMINAL DESCRIPTION
Digital Audio Output Pins
Pin Name
Pin #
XTALIN
95
XTALOUT
94
MCLK
89
SCK/DCLK
86
WS/DR0
85
SD0/DL0
81
SD1/DR1
82
SD2/DL1
83
SD3/DR2
84
SPDIF/DL2
78
MUTEOUT
75
TE
L 13942296513
Cinfiguration / Programming Pins
Pin Name
Pin #
INT
102
RESET#
100
DSCL0
34
DSDA0
33
DSCL1
29
DSDA1
28
CSCL
27
CSDA
26
CI2CA
105
SCDT
101
www
R0PWR5V
35
R1PWR5V
30
RSVDNC
98, 77,
.
76, 55
RSVDL
99
http://www.xiaoyu163.com
Dir
Description
Input
Crystal Clock Input. Also allows LVTTL input.
Frequency required: 26-28.5 MHz
Output
Crystal Clock Output.
Output
Audio Master Clock Output.
2
Output
I S Serial Clock Output.
DSD Clock Out.
2
Output
I S Word Select Output.
DSD Serial Right Ch0 Data Output.
2
Output
I S Serial Data Output / DSD Audio Output.
Output
Configurable to be shared with DSD.
Output
SD0 = DSD Serial Left Ch0 Data Output.
Output
SD1 = DSD Serial Right Ch1 Data Output.
SD2 = DSD Serial Left Ch1 Data Output.
SD3 = DSD Serial Right Ch2 Data Output.
Output
S/PDIF Audio Output. Configurable to be shared with DSD.
DSD Serial Left Ch2 Data Output.
Output
Mute Audio Output. Signal to the external downstream audio device,
audio DAC, etc. to mute audio output.
Dir
Description
Output
Interrupt Output. Configurable polarity and pushpull output. Multiple sources of interrupt can be
enabled through the INT_EN register.
Input
Reset Pin. Active LOW. 5V Tolerant
2
Input
DDC I C Clock for Port 0. 5V Tolerant. HDCP KSV, An and Ri values are exchanged over an
2
I C port during authentication. True open drain, so does not pull to GND if R0PWR5V is not applied.
2
Bi-Di
DDC I C Data for Port 0. 5V Tolerant. HDCP KSV, An and Ri values are exchanged over an
2
I C during authentication. True open drain, so does not pull to GND if R0PWR5V is not applied.
2
Input
DDC I C Clock for Port 1. 5V Tolerant. 5V Tolerant. HDCP KSV, An and Ri values are
exchanged over an I C port during authentication. True open drain, so does not pull to GND if
R1PWR5V is not applied.
2
Bi-Di
DDC I C Data for Port 1. 5V Tolerant. 5V Tolerant. HDCP KSV, An and Ri values are
exchanged over an I C port during authentication.
True open drain, so does not pull to GND if R1PWR5V is not applied.
Input
Configuration/Status I C Clock. 5V Tolerant. Chip configuration/status, CEA-861 support and
downstream HDCP repeater-specific registers are accessed via this I C port. True open drain, so
does not pull to GND if power is not applied.
Bi-Di
Configuration/Status I C Data. 5V Tolerant. Chip configuration/status, CEA-861 support and
downstream HDCP repeater-specific registers are accessed via this I C port. True open drain, so
does not pull to GND if power is not applied.
2
Input
Local I C Address Select. 5V Tolerant. Low = Addresses 0x60/0x68 High = Addresses 0x62/0x6A
Output
Indicates Active Video at HDMI Input Port. Sync detection indicator.
Input
Port 0 Transmitter Detect. 5V Tolerant. Used for MUTEIN function.
x
Input
ao
Port 1 Transmitter Detect. 5V Tolerant. Used for MUTEIN function.
u163
y
---
Reserved, must be left unconnected
i
Input
Reserved, must be tied to ground
http://www.xiaoyu163.com
2 9
8
Q Q
3
6 7
1 3
1 5
2
2
2
2
co
.
9 4
2 8
0 5
8
2 9
9 4
2 8
2
2
m
DTR-5.9
9 9
9 9

Hide quick links:

Advertisement

Table of Contents
loading

Table of Contents