Integra DTR-5.9 Service Manual page 66

QQ
3 7 63 1515 0
IC BLOCK DIAGRAMS AND TERMINAL DESCRIPTIONS-29
Q8001 : FLI30502 (LCD TV Controller with Worldwide Standard Sound Processor
TERMINAL DESCRIPTION
Digital Power and Ground
Pin Name
RVDD_3.3
CVDD_1.8
TE
L 13942296513
CRVSS
OCM JTAG
Pin Name
JTAG_CLK
JTAG_MODE
JTAG_RESET
JTAG_TDO
www
JTAG_TDI
.
http://www.xiaoyu163.com
and HDMI Receiver)-11/12
Pin # I/O Description
30
47
P
110 Ring VDD. Connect to digital 3.3 V.
128
152
172
20
26
37
P
43 Core VDD. Connect to digital 3.3V.
51
65
103
131
134
143
158
21
27
31
38 G Chip ground for core and ring.
44
48
52
66
104
111
129
132
135
144
153
159
Pin # I/O Description
22 I JTAG CLOCK signal
O
23 JTAG Mode signal
I
49 JTAG RESET aignal
I
154 JTAG DATA OUT signal
155 I JTAG DATA IN signal
x ao u163
y
i
http://www.xiaoyu163.com
2 9
8
Q Q
3 6 7 1 3 1 5
co
.
9 4 2 8
0 5 8 2 9 9 4 2 8
m
DTR-5.9
9 9
9 9