Table of Contents
Advertisement
Electrical Adjustment
Grp / No.
Item
1
PC-Dot Clock Rate
2
AV-Dot Clock Rate
82
FPGA_MOTHER (Slot,Card)
0
SIG_DLY_AJY (EXT. SLOT1)
1
SIG_DLY_AJY (EXT. SLOT1)
2
SIG_DLY_AJY (EXT. SLOT1)
3
SIG_DLY_AJY (EXT. SLOT1)
4
SIG_DLY_AJY (EXT. SLOT1)
5
SIG_DLY_AJY (EXT. SLOT1)
6
SIG_DLY_AJY (EXT. SLOT1)
7
SIG_DLY_AJY (EXT. SLOT1)
8
SIG_DLY_AJY (EXT. SLOT1)
9
SIG_DLY_AJY (EXT. SLOT1)
10
SIG_DLY_AJY (EXT. SLOT2)
11
SIG_DLY_AJY (EXT. SLOT2)
12
SIG_DLY_AJY (EXT. SLOT2)
13
SIG_DLY_AJY (EXT. SLOT2)
14
SIG_DLY_AJY (EXT. SLOT2)
15
SIG_DLY_AJY (EXT. SLOT2)
16
SIG_DLY_AJY (EXT. SLOT2)
17
SIG_DLY_AJY (EXT. SLOT2)
18
SIG_DLY_AJY (EXT. SLOT2)
19
SIG_DLY_AJY (EXT. SLOT2)
83
FPGA_SW
26
LVDS_AJY_TIM
27
LVDS_AJY_PHASE
150
DDP Option
0
Test Pattern
151
Color Wheel
0
Index Delay (Master)
1
Index Delay (Slave)
2
ID Check SW
10
Index Offset Setting
152
Dynamic Black
0
Dynamic Black Forced OFF
1
Aperture Position
2
Aperture Speed
[HIGH (DB Strong)]Aperture Min
3
Pos not Dynamic
[HIGH (DB Strong)]Aperture Max
4
Pos not Dynamic
[HIGH (DB Strong)]Aperture Min
5
Pos Dynamic
[HIGH (DB Strong)]Aperture Max
6
Pos Dynamic
[LOW (DB Weak)]Aperture Min
7
Pos not Dynamic
[LOW (DB Weak)]Aperture Max
8
Pos not Dynamic
[LOW (DB Weak)]Aperture Min
9
Pos Dynamic
[LOW (DB Weak)]Aperture Max
10
Pos Dynamic
[OFF] Aperture OFF Pos not Dy-
11
namic
12
[OFF] Aperture OFF Pos Dynamic Effective only "Links to Menu" DB OFF
13
Border Control
14
Border Pixel Weight
15
Border Config Left
16
Border Config Right
17
Border Config Top
18
Border Config Bottom
19
Dynamic Black Strength
Function
Slot - Digital Dot Clock Rate for PC
Slot - Digital Dot Clock Rate for AV
EXT. SLOT1 Clock Phase [DVI-Dsub]
EXT. SLOT1 Clock Phase [HDCP-DVI]
EXT. SLOT1 Clock Phase [Dual-SDI]
EXT. SLOT1 Clock Phase [AMIMON]
EXT. SLOT1 Clock Phase [Warp & Blending]
EXT. SLOT1 Clock Phase (Reserved)
EXT. SLOT1 Clock Phase (Reserved)
EXT. SLOT1 Clock Phase (Reserved)
EXT. SLOT1 Clock Phase (Reserved)
EXT. SLOT1 Clock Phase (Reserved)
EXT. SLOT2 Clock Phase [DVI-Dsub]
EXT. SLOT2 Clock Phase [HDCP-DVI]
EXT. SLOT2 Clock Phase [Dual-SDI]
EXT. SLOT2 Clock Phase [AMIMON]
EXT. SLOT2 Clock Phase [Warp & Blending]
EXT. SLOT2 Clock Phase (Reserved)
EXT. SLOT2 Clock Phase (Reserved)
EXT. SLOT2 Clock Phase (Reserved)
EXT. SLOT2 Clock Phase (Reserved)
EXT. SLOT2 Clock Phase (Reserved)
0:Normal 1:Test Pattern
0: Disable 1: Enable
Offset Value to Slave
0:Link to Memu
1:Reserved
2:Reserved
3:Fixed
4:Forced OPEN (Aperture Pos : 0)
5:Forced Max Close (Aperture Pos : 255)
Effective only "Links to Menu" (Min---Open) Image(not Dynamic)
Effective only "Links to Menu" (Max---Close)
Image(not Dynamic)
Effective only "Links to Menu" (Min---Open) Image(Dynamic)
Effective only "Links to Menu" (Max---Close)
Image(Dynamic)
Effective only "Links to Menu" (Min---Open) Image(not Dynamic)
Effective only "Links to Menu" (Min---Close) Image(not Dynamic)
Effective only "Links to Menu" (Min---Open) Image(Dynamic)
Effective only "Links to Menu" (Max---Close) Image(Dynamic)
Effective only "Links to Menu" DB OFF
0:Disable,1:Enable
0:0%,1:25%
-49-
Range
Initial
900 - 1100
1002
900 - 1100
1002
0 - 7
5
0 - 7
5
0 - 7
5
0 - 7
5
0 - 7
5
0 - 7
0
0 - 7
0
0 - 7
0
0 - 7
0
0 - 7
0
0 - 7
5
0 - 7
5
0 - 7
5
0 - 7
5
0 - 7
5
0 - 7
0
0 - 7
0
0 - 7
0
0 - 7
0
0 - 7
0
0 - 7
5
0 - 255
106
0 - 1
0
0 - 360
-
0 - 360
-
0 - 1
1
0 - 100
37
0 - 5
0
1 - 255
1
0 - 255
128
1 - 255
125
1 - 255
254
1 - 255
125
1 - 255
254
1 - 255
125
1 - 255
165
1 - 255
125
1 - 255
165
1 - 255
130
1 - 255
130
0 - 1
0
0 - 3
1
0 - 2047
0
0 - 2047
1399
0 - 2047
0
0 - 2047
1049
0 - 3
2
DS+750 Service Manual
020-000211-01 Rev. 1 (06-2009)
Note
Advertisement
Table of Contents
