Supermicro 7047A-73 User Manual page 78

S W
uper orkstation 7047A-73/7047A-T User's Manual
64-bit
This item indicates if the CPU installed in Socket 0 supports 64-bit technology.
Clock Spread Spectrum
Select Enable to enable Clock Spectrum support, which will allow the BIOS to moni-
tor and attempt to reduce the level of Electromagnetic Interference caused by the
components whenever needed. The options are Disabled and Enabled.
Hyper-threading
Select Enabled to support Intel Hyper-threading Technology to enhance CPU per-
formance. The options are Enabled and Disabled.
Active Processor Cores
Set to Enabled to use a processor's second core and above. (Please refer to Intel's
website for more information.) The options are All, 1, 2, 3, 4, 5, 6, and 7.
Limit CPUID Maximum
This feature allows the user to set the maximum CPU ID value. Enable this function
to boot the legacy operating systems that cannot support processors with extended
CPUID functions. The options are Enabled and Disabled (for the Windows OS).
Execute-Disable Bit Capability (Available if supported by the OS & the CPU)
Select Enabled to enable the Execute Disable Bit which will allow the processor
to designate areas in the system memory where an application code can execute
and where it cannot, thus preventing a worm or a virus from fl ooding illegal codes
to overwhelm the processor or damage the system during an attack. The default is
Enabled. (Refer to Intel and Microsoft Web sites for more information.)
Intel® AES-NI
Select Enable to use the Intel Advanced Encryption Standard (AES) New Instruc-
tions (NI) to ensure data security. The options are Enabled and Disabled.
Hardware Prefetcher (Available when supported by the CPU)
If set to Enabled, the hardware prefetcher will prefetch streams of data and instruc-
tions from the main memory to the L2 cache to improve CPU performance. The
options are Disabled and Enabled.
Adjacent Cache Line Prefetch (Available when supported by the CPU)
The CPU prefetches the cache line for 64 bytes if this feature is set to Disabled.
The CPU prefetches both cache lines for 128 bytes as comprised if this feature is
set to Enabled.
7-6