Chipset Overview - Supermicro PDSML-LN1+ User Manual

Hide thumbs Also See for PDSML-LN1+:
Table of Contents

Advertisement

Chapter 1: Introduction
1-2

Chipset Overview

The Intel 3000/3010 chipset is comprised of two primary components: the Memory
Controller Hub (MCH) and the I/O Controller Hub (ICH7R). With the capabilities
provided by the Intel 3000/3010 chipset, the PDSML-LN1+/PDSML-LN2+/PDSML-E+
provides the performance and feature-set required for cost-effective UP servers.
Memory Controller Hub (MCH)
The function of the MCH is to manage the data flow between four interfaces: the
processor interface (FSB), the System Memory Interface (DRAM Controller), the
Direct Media Interface (DMI) and the PCI Express Interface.
Using a scalable FSB Vcc_CPU, the MCH supports FSB speed up to 1066 MT/s
(266 MHz). Hyper-Threading Technology (HT) and FSB Dynamic Bus Inversion
(DBI) are among the Host Interface features supported. It integrates a system
memory DDR2 controller with two 64-bit interfaces and supports one or two chan-
nels of DDR2 SDRAM.
The I/O Controller (ICH7R) provides the data buffering and interface arbitration re-
quired for the system to operate efficiently. It also provides the bandwidth needed
for the system to maintain its peak performance. The Direct Media Interface (DMI)
provides the chip-to-chip connection between the MCH and the ICH7R.
The ICH7R supports up to four Serial ATA ports, six USB 2.0 ports and two IDE
devices. In addition, the ICH7R offers the Intel Matrix Storage Technology which
provides various RAID options for data protection and rapid data access. It also
supports the next generation of client management through the use of PROActive
technology in conjunction with Intel's next generation Gigabit Ethernet controller.
Intel ICH7 (ICH7R) System Features
The I/O Controller Hub provides the I/O subsystem with access to the rest of the
system. Functions and capabilities include:
*Advanced Configuration and Power Interface, Version 2.0 (ACPI)
*Intel I/O External Design Specification (EDS)
* The Intel 3000 or Intel 3010 Memory Controller Hub (MCH) External Design
Specification (EDS)
*Intel I/O Controller Hub 7 (ICH7R) Thermal Design Guideline
1-9

Advertisement

Table of Contents
loading

Table of Contents