Fujitsu MPD3XXXAH Product Manual page 87

(3) READ DMA (X'C8' or X'C9')
This command operates similarly to the READ SECTOR(S) command except for following
events.
The data transfer starts at the timing of DMARQ signal assertion.
The device controls the assertion or negation timing of the DMARQ signal.
The device posts a status as the result of command execution only once at completion of
the data transfer.
When an error, such as an unrecoverable medium error, that the command execution cannot be
continued is detected, the data transfer is stopped without transferring data of sectors after the erred
sector. The device generates an interrupt using the INTRQ signal and posts a status to the host
system. The format of the error information is the same as the READ SECTOR(S) command.
In LBA mode
The logical block address is specified using the start head No., start cylinder No., and first
sector No. fields. At command completion, the logical block address of the last sector and
remaining number of sectors of which data was not transferred, like in the CHS mode, are set.
The host system can select the DMA transfer mode by using the SET FEATURES command.
1) Multiword DMA transfer mode 2:
Sets the FR register = X'03' and SC register = X'22' by the SET FEATURES command
2) Ultra DMA transfer mode 2:
Sets the FR register = X'03' and SC register = X'42' by the SET FEATURES command
At command issuance (I/O registers setting contents)
1F7 (CM)
H
1F6 (DH)
H
1F5 (CH)
H
1F4 (CL)
H
1F3 (SN)
H
1F2 (SC)
H
1F1 (FR)
H
R = 0 or 1
5 - 20
1 1 0 0
L DV
Start cylinder No. [MSB]/ LBA
Start cylinder No. [LSB] / LBA
Start sector No.
Transfer sector count
xx
C141-E072-01EN
1 0 0 R
Start head No. /LBA [MSB]
/ LBA [LSB]