1. Manuals
  2. Brands
  3. Fujitsu Manuals
  4. Storage
  5. MPG3409AT
  6. Product manual

Fujitsu MPG3409AT Product Manual

Disk drives
Hide thumbs
Table of Contents

Advertisement

Quick Links

MPG3xxxAT

DISK DRIVES

PRODUCT MANUAL
C141-E110-03EN

Advertisement

Table of Contents
loading

Related Manuals for Fujitsu MPG3409AT

Summary of Contents for Fujitsu MPG3409AT

  • Page 1: Disk Drives

    MPG3xxxAT DISK DRIVES PRODUCT MANUAL C141-E110-03EN...
  • Page 2 The attribute ID and its description were modified. (See *2 in the Tables 5.9 and 5.10) Tables 5.11 and 5.13 were added. Specification No.: C141-E110-**EN The contents of this manual is subject to change without prior notice. All Rights Reserved. Copyright 2000 FUJITSU LIMITED C141-E110-03EN...
  • Page 3 This page is intentionally left blank.
  • Page 4 PREFACE This manual describes the MPG3xxxAT series, a 3.5-inch hard disk drive with a BUILT-IN controller that is compatible with the ATA interface. This manual explains, in detail, how to incorporate the hard disk drives into user systems. This manual assumes that users have a basic knowledge of hard disk drives and their application in computer systems.
  • Page 5 Conventions for Alert Messages This manual uses the following conventions to show the alert messages. An alert message consists of an alert signal and alert statements. The alert signal consists of an alert symbol and a signal word or just a signal word.
  • Page 6 "Disk drive defects" refers to defects that involve adjustment, repair, or replacement. Fujitsu is not liable for any other disk drive defects, such as those caused by user misoperation or mishandling, inappropriate operating environments, defects in the power supply or cable, problems of the host system, or other causes outside the disk drive.
  • Page 7 MANUAL ORGANIZATION MPG3xxxAT • DEVICE OVERVIEW DISK DRIVES • DEVICE CONFIGURATION PRODUCT • INSTALLATION CONDITIONS MANUAL • THEORY OF DEVICE OPERATION (C141-E110) • INTERFACE <This manual> • OPERATIONS MPG3xxxAT • MAINTENANCE AND DIAGNOSIS DISK DRIVES • REMOVAL AND REPLACEMENT PROCEDURE MAINTENANCE MANUAL (C141-F045)

  • Page 8: Table Of Contents

    CONTENTS page CHAPTER 1 DEVICE OVERVIEW..................1 - 1 Features ..........................1 - 1 1.1.1 Functions and performance ....................1 - 1 1.1.2 Adaptability...........................1 - 2 1.1.3 Interface..........................1 - 2 Device Specifications ......................1 - 4 1.2.1 Specifications summary......................1 - 4 1.2.2 Model and product number ....................1 - 5 Power Requirements......................1 - 5 Environmental Specifications....................1 - 8 Acoustic Noise ........................1 - 8...
  • Page 9 3.4.2 Cable connector specifications ....................3 - 9 3.4.3 Device connection .........................3 - 9 3.4.4 Power supply connector (CN1) .....................3 - 10 3.4.5 System configuration for Ultra DMA..................3 - 10 Jumper Settings ........................3 - 13 3.5.1 Location of setting jumpers ....................3 - 13 3.5.2 Factory default setting ......................3 - 14 3.5.3...
  • Page 10 CHAPTER 5 INTERFACE ......................5 - 1 Physical Interface ........................5 - 2 5.1.1 Interface signals........................5 - 2 5.1.2 Signal assignment on the connector..................5 - 3 Logical Interface ........................5 - 6 5.2.1 I/O registers...........................5 - 6 5.2.2 Command block registers ......................5 - 8 5.2.3 Control block registers ......................5 - 13 Host Commands ........................5 - 13...
  • Page 11 5.6.3 Ultra DMA data transfer......................5 - 96 5.6.3.1 Initiating an Ultra DMA data in burst..................5 - 96 5.6.3.2 Ultra DMA data burst timing requirements ................5 - 97 5.6.3.3 Sustained Ultra DMA data in burst ..................5 - 100 5.6.3.4 Host pausing an Ultra DMA data in burst ................5 - 101 5.6.3.5 Device terminating an Ultra DMA data in burst..............5 - 102 5.6.3.6 Host terminating an Ultra DMA data in burst ...............5 - 103 5.6.3.7 Initiating an Ultra DMA data out burst..................5 - 104...
  • Page 12 FIGURES page Current fluctuation (Typ.) when power is turned on .............1 - 7 Disk drive outerview ......................2 - 1 1 drive system configuration ....................2 - 3 2 drives configuration......................2 - 3 Dimensions..........................3 - 2 Handling cautions........................3 - 3 Direction..........................3 - 4 Limitation of side-mounting ....................3 - 5 Mounting frame structure ......................3 - 5 Surface temperature measurement points ................3 - 6...
  • Page 13 Protocol for command abort....................5 - 79 WRITE SECTOR(S) command protocol ................5 - 80 Protocol for the command execution without data transfer ...........5 - 81 Normal DMA data transfer....................5 - 83 Ultra DMA termination with pull-up or pull-down ...............5 - 94 PIO data transfer timing ......................5 - 95 Multiword DMA data transfer timing (mode 2) ..............5 - 96 5.10...
  • Page 14 TABLES page Specifications ........................1 - 4 Model names and product numbers..................1 - 5 Current and power dissipation....................1 - 6 Environmental specifications ....................1 - 8 Acoustic noise specification ....................1 - 8 Shock and vibration specification..................1 - 9 Surface temperature measurement points and standard values..........3 - 6 Cable connector specifications ....................3 - 9 Transfer rate of each zone .....................4 - 11 Interface signals........................5 - 2...
  • Page 15 This page is intentionally left blank.

  • Page 16: Chapter 1 Device Overview

    CHAPTER 1 DEVICE OVERVIEW Features Device Specifications Power Requirements Environmental Specifications Acoustic Noise Shock and Vibration Reliability Error Rate Media Defects Overview and features are described in this chapter, and specifications and power requirement are described. The MPG3xxxAT series are a 3.5-inch hard disk drive with a built-in ATA controller. The disk drive is compact and reliable.

  • Page 17: Adaptability

    The disk drive can be used over a wide temperature range (5°C to 55°C). Low noise and vibration In Ready status, the noise of the disk drive is only about 3.4 bels (MPG3409AT, Typical Sound Power per ISO7779 and ISO9296).
  • Page 18 Master/slave The disk drive can be connected to ATA interface as daisy chain configuration. Drive 0 is a master device, drive 1 is a slave device. Error correction and retry by ECC If a recoverable error occurs, the disk drive itself attempts error recovery. The 42 bytes ECC has improved buffer error correction for correctable data errors.

  • Page 19: Device Specifications

    1.2.1 Specifications summary Table 1.1 shows the specifications of the disk drive. Table 1.1 Specifications MPG3153AT MPG3307AT MPG3102AT MPG3204AT MPG3409AT Formatted Capacity (*1) 15.37 GB 30.74 GB 10.24 GB 20.49 GB 40.99 GB Number of Disks Number of Heads Number of Cylinders...

  • Page 20: Model And Product Number

    MPG3153AT 15,371 MB 16,383 MPG3204AT 20,496 MB 16,383 MPG3307AT 30,743 MB 16,383 MPG3409AT 40,992 MB 16,383 1.2.2 Model and product number Table 1.2 lists the model names and product numbers. Table 1.2 Model names and product numbers Model Name Capacity Mounting Order No.

  • Page 21: Current And Power Dissipation

    Typical RMS current (*1) [mA] Typical Power (*2) [watts] Mode of Operation +12 V +5 V Model MPG3102AT MPG3102AT MPG3307AT MPG3307AT MPG3153AT All Models MPG3153AT MPG3409AT MPG3409AT MPG3204AT MPG3204AT Spin up 1600 1600 22.1 22.1 1800 peak 1800 peak 600 peak Idle (Ready) (*3)

  • Page 22: Current Fluctuation (Typ.) When Power Is Turned On

    Current fluctuation (Typ.) when power is turned on +5VDC (0.5A/div) +12VDC (0.5A/div) [seconds] Note: Maximum current is 1.8 A. Figure 1.1 Current fluctuation (Typ.) when power is turned on Power on/off sequence The voltage detector circuit monitors +5 V and +12 V. The circuit does not allow a write signal if either voltage is abnormal.

  • Page 23: Environmental Specifications

    –60 to 12,000 m (–200 to 40,000 ft) Acoustic Noise Table 1.5 lists the acoustic noise specification. Table 1.5 Acoustic noise specification MPG3102AT Model MPG3153AT MPG3307AT MPG3409AT Sound Power MPG3204AT per ISO 7779 and ISO9296 Idle mode (DRIVE READY) 3.3 bels 3.4 bels 3.1 bels...

  • Page 24: Shock And Vibration

    Shock and Vibration Table 1.6 lists the shock and vibration specification. Table 1.6 Shock and vibration specification Vibration (swept sine, one octave per minute) • Operating 4.9m/s (0.5 G0-p); 5 to 300 Hz (without non-recovered errors) • Non-operating 39.2m/s (4.0 G0-p); 5 to 400 Hz (no damage) Shock (half-sine pulse, Operating) •...

  • Page 25: Error Rate

    Service life In situations where management and handling are correct, the disk drive requires no overhaul for five years when the DE surface temperature is less than 48°C. When the DE surface temperature exceeds 48°C, the disk drives requires no overhaul for five years or 20,000 hours of operation, whichever occurs first.

  • Page 26: Chapter 2 Device Configuration

    CHAPTER 2 DEVICE CONFIGURATION Device Configuration System Configuration Device Configuration Figure 2.1 shows the disk drive. The disk drive consists of a disk enclosure (DE), read/write preamplifier, and controller PCA. The disk enclosure contains the disk media, heads, spindle motors actuators, and a circulating air filter. Figure 2.1 Disk drive outerview C141-E110-03EN...
  • Page 27 The disks are rated at over 50,000 start/stop operations. MPG3102AT, MPG3153AT, MPG3204AT: 1 disk MPG3307AT, MPG3409AT: 2 disks Head The heads are of the contact start/stop (CSS) type. The head touches the disk surface while the disk is not rotating and automatically lifts when the disk starts.

  • Page 28: System Configuration

    System Configuration 2.2.1 ATA interface Figures 2.2 and 2.3 show the ATA interface system configuration. The drive has a 40-pin PC AT interface connector and supports the PIO transfer till 16.6 MB/s (PIO mode 4), the DMA transfer till 16.6 MB/s (Multiword DMA mode 2), the ultra DMA transfer till 66.6 MB/s (Ultra DMA mode 4), and the ultra DMA transfer till 100 MB/s (Ultra DMA mode 5).
  • Page 29 IMPORTANT HA (host adaptor) consists of address decoder, driver, and receiver. ATA is an abbreviation of "AT attachment". The disk drive is conformed to the ATA-5 interface. At high speed data transfer (PIO mode 3, mode 4, DMA mode 2, ultra DMA mode 4, or ultra DMA mode 5), occurrence of ringing or crosstalk of the signal lines (AT bus) between the HA and the disk drive may be a great cause of the obstruction of system reliability.

  • Page 30: Chapter 3 Installation Conditions

    CHAPTER 3 INSTALLATION CONDITIONS Dimensions Handling Cautions Mounting Cable Connections Jumper Settings Dimensions Figure 3.1 illustrates the dimensions of the disk drive and positions of the mounting screw holes. All dimensions are in mm. C141-E110-03EN 3 - 1...

  • Page 31: Dimensions

    Figure 3.1 Dimensions 3 - 2 C141-E110-03EN...

  • Page 32: Handling Cautions

    Handling Cautions Please keep the following cautions, and handle the HDD under the safety environment. 3.2.1 General notes ESD mat Wrist strap Shock absorbing mat Use the Wrist strap. Place the shock absorbing mat on the operation table, and place ESD mat on it. Do not hit HDD each other.

  • Page 33: Mounting

    Mounting Direction Figure 3.3 illustrates normal direction for the disk drive. The disk drives can be mounted in any direction. Horizontal mounting with the PCB facing down Figure 3.3 Direction Frame The disk enclosure (DE) body is connected to signal ground (SG) and the mounting frame is also connected to signal ground.

  • Page 34: Limitation Of Side-Mounting

    Use these screw holes Do not use this screw hole Figure 3.4 Limitation of side-mounting Side surface mounting Bottom surface mounting Frame of system Frame of system cabinet cabinet 4.5 or less Screw Screw 5.0 or less Details of A Details of B Figure 3.5 Mounting frame structure...

  • Page 35: Surface Temperature Measurement Points

    Ambient temperature The temperature conditions for a disk drive mounted in a cabinet refer to the ambient temperature at a point 3 cm from the disk drive. Pay attention to the air flow to prevent the DE surface temperature from exceeding 60°C. Provide air circulation in the cabinet such that the PCA side, in particular, receives sufficient cooling.

  • Page 36: Service Area

    Service area Figure 3.7 shows how the drive must be accessed (service areas) during and after installation. - Mounting screw hole [Q side] - Mounting screw hole [P side] [R side] - Cable connection - Mounting screw hole - Mode setting switches Figure 3.7 Service area External magnetic fields...

  • Page 37: Cable Connections

    Cable Connections 3.4.1 Device connector The disk drive has the connectors and terminals listed below for connecting external devices. Figure 3.8 shows the locations of these connectors and terminals. Power supply connector (CN1) ATA interface connector (CN1) Power supply connector (CN1) Mode Setting Pins...

  • Page 38: Cable Connector Specifications

    The 80-conductor cable assemblies are manufactured by AMP or 3M. Table 3.2 Cable connector specifications Name Model Manufacturer Cable socket FCN-707B040-AU/B Fujitsu (closed-end type) ATA interface cable (40-pin, CN1) Cable socket FCN-707B040-AU/O Fujitsu (through-end type) Cable socket housing...

  • Page 39: Power Supply Connector (Cn1)

    3.4.4 Power supply connector (CN1) Figure 3.10 shows the pin assignment of the power supply connector (CN1). +12VDC +12V RETURN +5V RETURN +5VDC (Viewed from cable side) Figure 3.10 Power supply connector pins (CN1) 3.4.5 System configuration for Ultra DMA Host system that support Ultra DMA transfer modes greater than mode 2 shall not share I/O ports.

  • Page 40: Cable Configuration

    254.0 to 457.2 mm (10 to 18 inch) 127.0 to 304.8 mm 101.6 to 152.4 mm (5 to 12 inch) (4 to 6 inch) Pin 40 (Ground) open Pin 34 Pin 34 contact Pin 30 (Ground) (PDIAG-:CBLID- signal) Symbolizes Pin 34 Pin 26 (Ground) Conductor being cut Pin 24 (Ground)

  • Page 41: Cable Type Detection Using Cblid- Signal

    Host detected CBLID- above V Host detected CBLID- below V open PDIAG-: CBLID- conductor PDIAG-: CBLID- conductor Host Device 1 Device 0 Host Device 1 Device 0 with 40-conductor cable with 80-conductor cable Figure 3.12 Cable type detection using CBLID- signal (Host sensing the condition of the CBLID- signal) IDENTIFY DEVICE information IDENTIFY DEVICE information...

  • Page 42: Jumper Settings

    Jumper Settings 3.5.1 Location of setting jumpers Figure 3.14 shows the location of the jumpers to select drive configuration and functions. Interface Connector DC Power Connector Figure 3.14 Jumper location C141-E110-03EN 3 - 13...

  • Page 43: Factory Default Setting

    3.5.2 Factory default setting Figure 3.15 shows the default setting position at the factory. (Master device setting) DC Power Connector Interface Connector Figure 3.15 Factory default setting 3.5.3 Jumper configuration Device type Master device (device #0) or slave device (device #1) is selected. = shorted (a) Master device (b) Slave device...

  • Page 44: Jumper Setting Of Cable Select

    CSEL connected to the interface cable selection can be done by the special interface cable. Figure 3.17 Jumper setting of Cable Select Figures 3.18 and 3.19 show examples of cable selection using unique interface cables. By connecting the CSEL of the master device to the CSEL Line (conductor) of the cable and connecting it to ground further, the CSEL is set to low level.
  • Page 45 If the drive cannot be recognized by system with legacy BIOS’s which do not allow single volume size greater than approximately 2.1 GB, the following jumper settings should be applied. This jumper settings is also used as the 33.8 GB clip for MPG3409AT. (MPG3409AT does not have the 2.1 GB clip feature.) Master Device...
  • Page 46 Note: The following Jumper Plug is the recommended specification for jumper settings on this device. Parts Name Parts Number Manufacturer Remarks Jumper Plug IMAS-9251H-GF IRISO ELECTRONICS 2.54 mm Pitch ! 0.64 mm CO., LTD 206-A-BLK OUPIIN ENTERPRISE CO., LTD C141-E110-03EN 3 - 17...
  • Page 47 This page is intentionally left blank.

  • Page 48: Chapter 4 Theory Of Device Operation

    The DE contains the disks with an outer diameter of 95 mm. The MPG3102AT, MPG3153AT, and MPG3204AT have 1 disk. The MPG3307AT and MPG3409AT have 2 disks. The head contacts the disk each time the disk rotation stops; the life of the disk is 50,000 contacts or more.

  • Page 49: Head

    A c t u a t o r MPG3153AT/MPG3204AT S p i n d l e A c t u a t o r MPG3307AT/MPG3409AT S p i n d l e A c t u a t o r Figure 4.1...

  • Page 50: Spindle

    4.2.3 Spindle The spindle consists of a disk stack assembly and spindle motor. The disk stack assembly is activated by the direct drive sensor-less DC spindle motor, which has a speed of 5,400 rpm. The spindle is controlled with detecting a PHASE signal generated by counter electromotive voltage of the spindle motor at starting.

  • Page 51: Circuit Configuration

    Circuit Configuration Figure 4.2 shows the disk drive circuit configuration. Read/write circuit The read/write circuit consists of two LSIs; read/write preamplifier (PreAMP) and read channel (RDC). The PreAMP consists of the write current switch circuit, that flows the write current to the head coil, and the voltage amplifier circuit, that amplitudes the read output from the head.

  • Page 52: Power-On Sequence

    Console I/F (RS232C) Himalaya 2.0 Switch CL-SH8671 40.0 MHz Flash ROM ARM7TDMI 64K 16 bits CL-SH3515 Series Termination SH7661 Head IC SR1756 HA13627 – PIO Mode-4 – Multiword DMA Mode-2 – Ultra DMA Mode-4 (66.6MB/s) SPM/VCM Bandwidth = 160.0 MB/s Buffer control –...

  • Page 53: Power-On Operation Sequence

    Power on Start Self-diagnosis 1 • MPU bus test • Inner register write/read test • Work RAM write/read test The spindle motor starts. Self-diagnosis 2 • Data buffer write/read test Confirming spindle motor speed Release heads from actuator lock Initial on-track and read out of system information Execute self-calibration Drive ready state...

  • Page 54: Self-Calibration

    Self-calibration The disk drive occasionally performs self-calibration in order to sense and calibrate mechanical external forces on the actuator, and VCM torque. This enables precise seek and read/write operations. 4.5.1 Self-calibration contents Sensing and compensating for external forces The actuator suffers from torque due to the FPC forces and winds accompanying disk revolution. The torque vary with the disk drive and the cylinder where the head is positioned.

  • Page 55: Execution Timing Of Self-Calibration

    4.5.2 Execution timing of self-calibration Self-calibration is executed when: The power is turned on. The self-calibration execution timechart of the disk drive specifies self-calibration. The disk drive performs self-calibration according to the timechart based on the time elapsed from power-on. After power-on, self-calibration is performed about every 30 minutes and when the host command is not issued for 15 seconds.

  • Page 56: Read/Write Circuit

    Read/write Circuit The read/write circuit consists of the read/write preamplifier (PreAMP), the write circuit, the read circuit, and the time base generator in the read channel (RDC). 4.6.1 Read/write preamplifier (PreAMP) One PreAMP is mounted on the FPC. The PreAMP consists of a 4-channel read preamplifier and a write current switch and senses a write error.

  • Page 57: Time Base Generator Circuit

    Programmable filter The programmable filter circuit has a low-pass filter function that eliminates unnecessary high frequency noise component and a high frequency boost-up function that equalizes the waveform of the read signal. Cut-off frequency of the low-pass filter and boost-up gain are controlled from each DAC circuit in read channel.

  • Page 58: Transfer Rate Of Each Zone

    Table 4.1 Transfer rate of each zone MPG3153AT/3307AT MPG3102AT/3204AT/3409AT Zone Cylinder Transfer rate Zone Cylinder Transfer rate [MB/s] [MB/s] 0 to 2655 38.59 0 to 3231 49.80 2656 to 5311 38.59 3232 to 5727 48.47 5312 to 6527 38.04 5728 to 9055 46.47 6528 to 9151 36.71...

  • Page 59: Servo Control

    Servo Control The actuator motor and the spindle motor are submitted to servo control. The actuator motor is controlled for moving and positioning the head to the track containing the desired data. To turn the disk at a constant velocity, the actuator motor is controlled according to the servo data that is written on the data side beforehand.
  • Page 60 b. Move head to reference cylinder Drives the VCM to position the head at the any cylinder in the data area. The logical initial cylinder is at the outermost circumference (cylinder 0). c. Seek to specified cylinder Drives the VCM to position the head to the specified cylinder. d.

  • Page 61: Physical Sector Servo Configuration On Disk Surface

    Servo frame (126 servo frames per revolution) Data area expand CY1 n CY1 n + 1 CY1 n – 1 (n: odd number) W/R Recovery W/R Recovery W/R Recovery Servo Mark Servo Mark Servo Mark Gray Code Gray Code Gray Code Diameter direction Erase Servo A...

  • Page 62: Data-Surface Servo Format

    D/A converter (DAC) The D/A converter (DAC) converts the VCM drive current value (digital value) calculated by the DSP unit into analog values and transfers them to the power amplifier. Power amplifier The power amplifier feeds currents, corresponding to the DAC output signal voltage to the VCM. Spindle motor control circuit The spindle motor control circuit controls the sensor-less spindle motor.

  • Page 63: Servo Frame Format

    4.7.3 Servo frame format As the servo information, the drive uses the two-phase servo generated from the gray code and Pos A to D. This servo information is used for positioning operation of radius direction and position detection of circumstance direction. The servo frame consists of 6 blocks;...

  • Page 64: Actuator Motor Control

    Write/read recovery This area is used to absorb the write/read transient and to stabilize the AGC. Servo mark (ASM, SSM) This area generates a timing for demodulating the gray code and position-demodulating Pos A to D by detecting the servo mark. Preamble This area is used to synchronize with the PLL, which is used to search the SSM by detecting the ASM.

  • Page 65: Spindle Motor Control

    (called SVC hereafter). The firmware operates on the MPU manufactured by Fujitsu. The spindle motor is controlled by sending several signals from the MPU to the SVC. There are three modes for the spindle control;...
  • Page 66 d) During phase switching, the spindle motor starts rotating in low speed, and generates a counter electromotive force. The SVC detects this counter electromotive force and reports to the MPU using a PHASE signal for speed detection. e) The MPU is waiting for a PHASE signal. When no phase signal is sent for a specific period, the MPU resets the SVC and starts from the beginning.
  • Page 67 This page is intentionally left blank.

  • Page 68: Chapter 5 Interface

    CHAPTER 5 INTERFACE Physical Interface Logical Interface Host Commands Command Protocol Ultra DMA Feature Set Timing C141-E110-03EN 5 - 1...

  • Page 69: Physical Interface

    Physical Interface 5.1.1 Interface signals Table 5.1 shows the interface signals. Table 5.1 Interface signals Description Host Acrorym Cable select see note CSEL Chip select 0 CS0– Chip select 1 CS1– Data bus bit 0 Data bus bit 1 Data bus bit 2 Data bus bit 3 Data bus bit 4 Data bus bit 5...

  • Page 70: Signal Assignment On The Connector

    5.1.2 Signal assignment on the connector Table 5.2 shows the signal assignment on the interface connector. Table 5.2 Signal assignment on the interface connector Pin No. Signal Pin No. Signal RESET– DATA7 DATA8 DATA6 DATA9 DATA5 DATA10 DATA4 DATA11 DATA3 DATA12 DATA2 DATA13...
  • Page 71 [signal] [I/O] [Description] DIOR– DIOR– is the strobe signal asserted by the host to read device registers or the data port. HDMARDY– HDMARDY– is a flow control signal for Ultra DMA data in bursts. This signal is asserted by the host to indicate to the device that the host is ready to receive Ultra DMA data in bursts.
  • Page 72 [signal] [I/O] [Description] IORDY This signal is negated to extend the host transfer cycle of any host register access (Read or Write) when the device is not ready to respond to a data transfer request. DDMARDY– DDMARDY– is a flow control signal for Ultra DMA data out bursts. This signal is asserted by the device to indicate to the host that the device is ready to receive Ultra DMA data out bursts.

  • Page 73: Logical Interface

    Logical Interface The device can operate for command execution in either address-specified mode; cylinder-head- sector (CHS) or Logical block address (LBA) mode. The IDENTIFY DEVICE information indicates whether the device supports the LBA mode. When the host system specifies the LBA mode by setting bit 6 in the Device/Head register to 1, HS3 to HS0 bits of the Device/Head register indicates the head No.

  • Page 74: Command Block Registers

    Table 5.3 I/O registers I/O registers Host I/O CS0– CS1– address Read operation Write operation Command block registers Data Data X'1F0' Error Register Features X'1F1' Sector Count Sector Count X'1F2' Sector Number Sector Number X'1F3' Cylinder Low Cylinder Low X'1F4' Cylinder High Cylinder High X'1F5'...
  • Page 75 5.2.2 Command block registers Data register (X'1F0') The Data register is a 16-bit register for data block transfer between the device and the host system. Error register (X'1F1') The Error register indicates the status of the command executed by the device. The contents of this register are valid when the ERR bit of the Status register is 1.

  • Page 76: Diagnostic Code

    [Diagnostic code] X'01': No Error Detected. X'02': HDC Register Compare Error X'03': Data Buffer Compare Error. X'05': ROM Sum Check Error. X'80': Device 1 (slave device) Failed. Error register of the master device is valid under two devices (master and slave) configuration.
  • Page 77 Cylinder Low register (X'1F4') The contents of this register indicates low-order 8 bits of the starting cylinder address for any disk- access. At the end of a command, the contents of this register are updated to the current cylinder number. Under the LBA mode, this register indicates LBA bits 15 to 8.
  • Page 78 Status register (X'1F7') The contents of this register indicate the status of the device. The contents of this register are updated at the completion of each command. When the BSY bit is cleared, other bits in this register should be validated within 400 ns. When the BSY bit is 1, other bits of this register are invalid.
  • Page 79 - Bit 3: Data Request (DRQ) bit. This bit indicates that the device is ready to transfer data of word unit or byte unit between the host system and the device. - Bit 2: Always 0. - Bit 1: Always 0. - Bit 0: Error (ERR) bit.

  • Page 80: Host Commands

    5.2.3 Control block registers Alternate Status register (X'3F6') The Alternate Status register contains the same information as the Status register of the command block register. The only difference from the Status register is that a read of this register does not imply Interrupt Acknowledge and INTRQ signal is not reset.

  • Page 81: Command Code And Parameters

    5.3.1 Command code and parameters Table 5.4 lists the supported commands, command code and the registers that needed parameters are written. Table 5.4 Command code and parameters (1 of 2) Command code (Bit) Parameters used Command name FR SC SN CY DH READ SECTOR(S) READ MULTIPLE READ DMA...
  • Page 82 Table 5.4 Command code and parameters (2 of 2) Command code (Bit) Parameters used Command name FR SC SN CY DH STANDBY IMMEDIATE SLEEP CHECK POWER MODE SMART FLUSH CACHE SECURITY DISABLE PASSWORD SECURITY ERASE PREPARE SECURITY ERASE UNIT SECURITY FREEZE LOCK SECURITY SET PASSWORD SECURITY UNLOCK SET MAX ADDRESS...

  • Page 83: Command Descriptions

    5.3.2 Command descriptions The contents of the I/O registers to be necessary for issuing a command and the example indication of the I/O registers at command completion are shown as following in this subsection. Example: READ SECTOR(S) At command issuance (I/O registers setting contents) (CM) (DH) Head No.
  • Page 84 Notes: When the L bit is specified to 1, the lower 4 bits of the DH register and all bits of the CH, CL and SN registers indicate the LBA bits (bits of the DH register are the MSB (most significant bit) and bits of the SN register are the LSB (least significant bit).
  • Page 85 At command completion (I/O registers contents to be read) (ST) Status information (DH) End head No. /LBA [MSB] (CH) End cylinder No. [MSB] / LBA (CL) End cylinder No. [LSB] / LBA (SN) End sector No. / LBA [LSB] (SC) 00 (*1) (ER) Error information...

  • Page 86: Execution Example Of Read Multiple Command

    Figure 5.1 shows an example of the execution of the READ MULTIPLE command. Block count specified by SET MULTIPLE MODE command = 4 (number of sectors in a block) READ MULTIPLE command specifies; Number of requested sectors = 9 (Sector Count register = 9) Number of sectors in incomplete block = remainder of 9/4 =1 Command Issue Parameter...
  • Page 87 READ DMA (X'C8' or X'C9') This command operates similarly to the READ SECTOR(S) command except for following events. The data transfer starts at the timing of DMARQ signal assertion. The device controls the assertion or negation timing of the DMARQ signal. The device posts a status as the result of command execution only once at completion of the data transfer.
  • Page 88 At command completion (I/O registers contents to be read) (ST) Status information (DH) End head No. /LBA [MSB] (CH) End cylinder No. [MSB] / LBA (CL) End cylinder No. [LSB] / LBA (SN) End sector No. / LBA [LSB] (SC) 00 (*1) (ER) Error information...
  • Page 89 At command completion (I/O registers contents to be read) (ST) Status information (DH) End head No. /LBA [MSB] (CH) End cylinder No. [MSB] / LBA (CL) End cylinder No. [LSB] / LBA (SN) End sector No. / LBA [LSB] (SC) 00 (*1) (ER) Error information...
  • Page 90 At command completion (I/O registers contents to be read) (ST) Status information (DH) End head No. /LBA [MSB] (CH) End cylinder No. [MSB] / LBA (CL) End cylinder No. [LSB] / LBA (SN) End sector No. / LBA [LSB] (SC) 00 (*1) (ER) Error information...
  • Page 91 The contents of the command block registers related to addresses after the transfer of a data block containing an erred sector are undefined. To obtain a valid error information, the host should retry data transfer as an individual requests. At command issuance (I/O registers setting contents) (CM) (DH) Start head No.
  • Page 92 1) Multiword DMA transfer mode 2: Sets the FR register = X'03' and SC register = X'22' by the SET FEATURES command 2) Ultra DMA transfer mode 2: Sets the FR register = X'03' and SC register = X'42' by the SET FEATURES command At command issuance (I/O registers setting contents) (CM) (DH)
  • Page 93 At command completion (I/O registers contents to be read) (ST) Status information (DH) End head No. /LBA [MSB] (CH) End cylinder No. [MSB] / LBA (CL) End cylinder No. [LSB] / LBA (SN) End sector No. / LBA [LSB] (SC) 00 (*1) (ER) Error information...
  • Page 94 (10) SEEK (X'7x', x : X'0' to X'F') This command performs a seek operation to the track and selects the head specified in the command block registers. After completing the seek operation, the device clears the BSY bit in the Status register and generates an interrupt. The IDD always sets the DSC bit (Drive Seek Complete status) of the Status register to 1.
  • Page 95 (11) INITIALIZE DEVICE PARAMETERS (X'91') The host system can set the number of sectors per track and the maximum head number (maximum head number is "number of heads minus 1") per cylinder with this command. Upon receipt of this command, the device sets the BSY bit of Status register and saves the parameters. Then the device clears the BSY bit and generates an interrupt.

  • Page 96: Information To Be Read By Identify Device Command

    At command issuance (I/O registers setting contents) (CM) (DH) (CH) (CL) (SN) (SC) (FR) At command completion (I/O registers contents to be read) (ST) Status information (DH) (CH) (CL) (SN) (SC) (ER) Error information Table 5.5 Information to be read by IDENTIFY DEVICE command (1 of 7) Word Value Description...
  • Page 97 Table 5.5 Information to be read by IDENTIFY DEVICE command (2 of 7) Word Value Description (Variable) Number of current Cylinders (Variable) Number of current Head (Variable) Number of current sectors per track 57-58 (Variable) Total number of current sectors Transfer sector count currently set by READ/WRITE MULTIPLE command 60-61 Total number of user addressable sectors (LBA mode only)
  • Page 98 *5 Word 23-26: Firmware revision; ASCII code (8 characters, Left-justified) *6 Word 27-46: Model number; ASCII code (40 characters, Left-justified), remainder filled with blank code (X'20') One of the following model numbers; MPG3102AT, MPG3153AT, MPG3204AT, MPG3307AT, MPG3409AT *7 Word 49: Capabilities Bit 15-14:...
  • Page 99 Table 5.5 Information to be read by IDENTIFY DEVICE command (4 of 7) *10 Word 59: Transfer sector count currently set by READ/WRITE MULTIPLE command Bit 15-9: Reserved Bit 8: Multiple sector transfer 1 = Enable Bit 7-0: Transfer sector count currently set by READ/WRITE MULTIPLE without interrupt supports 2, 4, 8 and 16 sectors.
  • Page 100 Table 5.5 Information to be read by IDENTIFY DEVICE command (5 of 7) *16 Word 83: Support of command sets Bit 15: Bit 14: Bit 13-5: Reserved Bit 4: Removable Media Status Notification feature set supported = 0 Bit 3: Advanced Power Management feature set supported = 1 Bit 2: CFA feature set supported = 0...
  • Page 101 MPG3204AT = 0008 : 16minutes MPG3307AT = 0010 : 32 minutes MPG3409AT = 0010 : 32 minutes *21 Word 93: Hardware reset result. The contents of bits 12-0 of this word shall change only during the execution of a hardware reset.
  • Page 102 Table 5.5 Information to be read by IDENTIFY DEVICE command (7 of 7) Bit 7-0: Device 0 hardware reset result. Device 1 shall clear these bits to zero. Device 0 shall set these bits as follows: Bit 7: Bit 6: 0 = Device 0 does not respond when Device 1 is selected 1 = Device 0 responds when Device 1 is selected Bit 5:...
  • Page 103 (13) IDENTIFY DEVICE DMA (X'EE') When this command is not used to transfer data to the host in DMA mode, this command functions in the same way as the Identify Device command. At command issuance (I/O registers setting contents) (CM) (DH) (CH) (CL)

  • Page 104: Features Register Values And Settable Modes

    Table 5.6 Features register values and settable modes Features Register Drive operation mode X‘02’ Enables the write cache function. X‘03’ Specifies the transfer mode. Supports PIO mode 4, single word DMA mode 2, and multiword DMA mode regardless of Sector Count register contents. X‘04’...
  • Page 105 At command issuance (I/O registers setting contents) (CM) (DH) (CH) (CL) (SN) (SC) xx or transfer mode (FR) [See Table 5.6] At command completion (I/O registers contents to be read) (ST) Status information (DH) (CH) (CL) (SN) (SC) (ER) Error information The host sets X'03' to the Features register.
  • Page 106 Subcommand code 42h allows the host to enable the Automatic Acoustic Management feature set. To enable the Automatic Acoustic Management feature set, the host writes the Sector Count register with the requested automatic acoustic management level and executes a SET FEATURES command with subcommand code 42h.
  • Page 107 At command issuance (I/O registers setting contents) (CM) (DH) (CH) (CL) (SN) (SC) Sector count/block (FR) At command completion (I/O registers contents to be read) (ST) Status information (DH) (CH) (CL) (SN) (SC) Sector count/block (ER) Error information After power-on or after hardware reset, the READ MULTIPLE and WRITE MULTIPLE command operation are disabled as the default mode.
  • Page 108 If device 1 is present: Both devices shall execute self-diagnosis. The device 0 waits for up to 5 seconds until device 1 asserts the PDIAG- signal. If the device 1 does not assert the PDIAG- signal but indicates an error, the device 0 shall append X'80' to its own diagnostic status.
  • Page 109 At command completion (I/O registers contents to be read) (ST) Status information (DH) (CH) (CL) (SN) (SC) (ER) Diagnostic code (17) FORMAT TRACK (X'50') Upon receipt of this command, the device sets the DRQ bit and waits the completion of 512-byte format parameter transfer from the host system.
  • Page 110 At command completion (I/O registers contents to be read) (ST) Status information (DH) Head No. /LBA [MSB] (CH) Cylinder No. [MSB] / LBA (CL) Cylinder No. [LSB] / LBA (SN) Sector No. / LBA [LSB] (SC) 00 (*1) (ER) Error information *1 If the command is terminated due to an error, this register indicates 01.
  • Page 111 (20) READ BUFFER (X'E4') The host system can read the current contents of the sector buffer of the device by issuing this command. Upon receipt of this command, the device sets the BSY bit of Status register and sets up the sector buffer for a read operation. Then the device sets the DRQ bit of Status register, clears the BSY bit, and generates an interrupt.
  • Page 112 At command completion (I/O registers contents to be read) (ST) Status information (DH) (CH) (CL) (SN) (SC) (ER) Error information (22) IDLE (X'97' or X'E3') Upon receipt of this command, the device sets the BSY bit of the Status register, and enters the idle mode.
  • Page 113 At command issuance (I/O registers setting contents) (CM) X'97' or X'E3' (DH) (CH) (CL) (SN) (SC) Period of timer (FR) At command completion (I/O registers contents to be read) (ST) Status information (DH) (CH) (CL) (SN) (SC) (ER) Error information (23) IDLE IMMEDIATE (X'95' or X'E1') Upon receipt of this command, the device sets the BSY bit of the Status register, and enters the...
  • Page 114 (24) STANDBY (X'96' or X'E2') Upon receipt of this command, the device sets the BSY bit of the Status register and enters the standby mode. The device then clears the BSY bit and generates an interrupt. The device generates an interrupt even if the device has not fully entered the standby mode. If the device has already spun down, the spin-down sequence is not implemented.
  • Page 115 At command issuance (I/O registers setting contents) (CM) X'94' or X'E0' (DH) (CH) (CL) (SN) (SC) (FR) At command completion (I/O registers contents to be read) (ST) Status information (DH) (CH) (CL) (SN) (SC) (ER) Error information (26) SLEEP (X'99' or X'E6') This command is the only way to make the device enter the sleep mode.
  • Page 116 At command completion (I/O registers contents to be read) (ST) Status information (DH) (CH) (CL) (SN) (SC) (ER) Error information (27) CHECK POWER MODE (X'98' or X'E5') The host checks the power mode of the device with this command. The host system can confirm the power save mode of the device by analyzing the contents of the Sector Count and Sector registers.
  • Page 117 At command completion (I/O registers contents to be read) (ST) Status information (DH) (CH) (CL) (SN) (SC) X'00' or X'FF' (ER) Error information (28) SMART (X'B0) This command performs operations for device failure predictions according to a subcommand specified in the FR register. If the value specified in the FR register is supported, the Aborted Command error is posted.

  • Page 118: Features Register Values (Subcommands) And Functions

    Table 5.8 Features Register values (subcommands) and functions (1/2) Features Resister Function X’D0’ SMART Read Attribute Values: A device that received this subcommand asserts the BSY bit and saves all the updated attribute values. The device then clears the BSY bit and transfers 512-byte attribute value information to the host.
  • Page 119 Table 5.8 Features Register values (subcommands) and functions (2/2) X’D5’ SMART Read Logging Data: This subcommand is used to transfer logging data of sectors specified in SC register to the host. The setting of SN register is described as the Log Sector Address below. When SN register is set to 00h, 01h or 06h, SC register should be set to 01h.
  • Page 120 The host must regularly issue the SMART Read Attribute Values subcommand (FR register = D0h), SMART Save Attribute Values subcommand (FR register = D3h), or SMART Return Status subcommand (FR register = DAh) to save the device attribute value data on a medium. Alternative, the device must issue the SMART Enable-Disable Attribute AutoSave subcommand (FR register = D2h) to use a feature which regularly save the device attribute value data to a medium.

  • Page 121: Device Attribute Data Structure

    The attribute value information is 512-byte data; the format of this data is shown in Table 5.9. The host can access this data using the SMART Read Attribute Values subcommand (FR register = D0h). The insurance failure threshold value data is 512-byte data; the format of this data is shown in Table 5.10.

  • Page 122: Warranty Failure Threshold Data Structure

    Table 5.10 Warranty failure threshold data structure Byte (Hex) Description Data structure revision number *1 drive threshold Attribute ID number *2 Attribute threshold *15 Reserved to 30 drive Reserved threshold (Each threshold format is the same as 1 drive threshold.) Reserved Vendor unique Check sum...
  • Page 123 *2 Attribute ID The attribute ID is defined as follows: Attribute ID (Dec) Description (Indicates unused attribute data) Read error rate Throughput performance Spin up time Number of times the spindle motor is activated Number of alternative sectors Read channel margin (Not supported) Seek error rate Seek time performance Power-on time...
  • Page 124 *4 Normalized attribute value The current attribute value is the normalized raw attribute data. The value varies between 01h and 64h. The closer the value gets to 01h, the higher the possibility of a failure. The device compares the attribute values with thresholds. When the attribute values are larger than the thresholds, the device is operating normally.
  • Page 125 02h: Self Test has been interrupted by the soft/hard reset from the host. 03h: Self Test has been aborted for a final error. 04h: Self Test has been completed abnormally for an unknown meaning. 05h: Self Test has been completed abnormally by Write/Read Test. 06h: Self Test has been completed abnormally by servo analysis.

  • Page 126: Log Directory Data Structure

    This value indicates the processing time of the Comprehensive Test (off-line mode). Check sum Twos complement of the lower byte, obtained by adding 511-byte data one by at a time from the beginning. Attribute threshold The limit of a varying attribute value. The host compares the attribute values with the thresholds to identify a failure.

  • Page 127: Error Logging Data Structure

    Table 5.12 Error logging data structure Address Description (Hex) SMART error logging version 01h Index pointer of latest error data structure 02 to 31 Reserved Error log data Command data Device control register stucture 1 structure Features register Sector count register Sector number register Cylinder low register Cylinder high register...

  • Page 128: Self Test Log Data Structure

    Total error count It indicates that the total count of the error registered in the error log. Check sum Twos complement of the lower byte, obtained by adding 511-byte data one by at a time from the beginning. Table 5.13 Self Test log data structure Byte Description 0 to 1...
  • Page 129 (29) FLUSH CACHE (X‘E7’) This command is use by the host to request the device to flush the write cache. If the write cache is to be flushed, all data cached shall be written to the media. The BSY bit shall remain set to one until all data has been successfully written or an error occurs.

  • Page 130: Contents Of Security Password

    (30) SECURITY DISABLE PASSWORD (F6h) This command invalidates the user password already set and releases the lock function. The host transfers the 512-byte data shown in Table 5.14 to the device. The device compares the user password or master password in the transferred data with the user password or master password already set, and releases the lock function if the passwords are the same.
  • Page 131 At command issuance (I-O registers setting contents) (CM) (DH) (CH) (CL) (SN) (SC) (FR) At command completion (I-O registers setting contents) (ST) Status information (DH) (CH) (CL) (SN) (SC) (ER) Error information (31) SECURITY ERASE PREPARE (F3h) The SECURITY ERASE UNIT command feature is enabled by issuing the SECURITY ERASE PREPARE command and then the SECURITY ERASE UNIT command.
  • Page 132 At command issuance (I-O registers setting contents) (CM) (DH) (CH) (CL) (SN) (SC) (FR) At command completion (I-O registers setting contents) (ST) Status information (DH) (CH) (CL) (SN) (SC) (ER) Error information (32) SECURITY ERASE UNIT (F4h) This command erases all user data. This command also invalidates the user password and releases the lock function.
  • Page 133 At command issuance (I-O registers setting contents) (CM) (DH) (CH) (CL) (SN) (SC) (FR) At command completion (I-O registers setting contents) (ST) Status information (DH) (CH) (CL) (SN) (SC) (ER) Error information (33) SECURITY FREEZE LOCK (F5h) This command puts the device into FROZEN MODE. The following commands used to change the lock function return the Aborted Command error if the device is in FROZEN MODE.
  • Page 134 READ DMA WRITE DMA SECURITY DISABLE PASSWORD READ LONG WRITE LONG SECURITY FREEZE LOCK READ MULTIPLE WRITE MULTIPLE SECURITY SET PASSWORD READ SECTORS WRITE SECTORS WRITE VETIFY At command issuance (I-O registers setting contents) (CM) (DH) (CH) (CL) (SN) (SC) (FR) At command completion (I-O registers setting contents) (ST)

  • Page 135: Contents Of Security Set Password Data

    Table 5.15 Contents of SECURITY SET PASSWORD data Word Contents Control word Bit 0 Identifier 0 = Sets a user password. 1 = Sets a master password. Bits 1 to 7 Reserved Bit 8 Security level 0 = High 1 = Maximum Bits 9 to 15 Reserved 1 to 16 Password (32 bytes)
  • Page 136 At command issuance (I-O registers setting contents) (CM) (DH) (CH) (CL) (SN) (SC) (FR) At command completion (I-O registers setting contents) (ST) Status information (DH) (CH) (CL) (SN) (SC) (ER) Error information (35) SECURITY UNLOCK (F2h) This command cancels LOCKED MODE. The host transfers the 512-byte data shown in Table 5.14 to the device.
  • Page 137 At command issuance (I-O registers setting contents) (CM) (DH) (CH) (CL) (SN) (SC) (FR) At command completion (I-O registers setting contents) (ST) Status information (DH) (CH) (CL) (SN) (SC) (ER) Error information (36-1) SET MAX ADDRESS (F9) This command allows the maximum address accessible by the user to be set in LBA or CHS mode. Upon receipt of the command, the device sets the BSY bit and saves the maximum address specified in the DH, CH, CL and SN registers.
  • Page 138 At command issuance (I/O registers setting contents) (CM) (DH) Max head/LBA [MSB] (CH) Max. cylinder [MSB]/Max. LBA (CL) Max. cylinder [LSB]/Max. LBA (SN) Max. sector/Max. LBA [LSB] (SC) (FR) At command completion (I/O registers contents to be read) (ST) Status information (DH) Max head/LBA [MSB] (CH)
  • Page 139 At command completion (I/O registers contents to be read) (ST) Status information (DH) (CH) (CL) (SN) (SC) (FR) Error information SET MAX SET PASSWORD data content Word Content Reserved 1 - 16 Password (32 bytes) 17 - 255 Reserved (36-3) SET MAX LOCK (F9) After this command is completed any other Set Max commands except SET MAX UNLOCK and SET MAX FREEZE LOCK are rejected.
  • Page 140 (36-4) SET MAX UNLOCK (F9) This command requests a transfer of a single sector of data from the host. The password supplied in the sector of data transferred shall be compared with the stored SET MAX password. If the password compare fails, then the device returns command aborted and decrements the unlock counter.
  • Page 141 SET MAX ADDRESS SET MAX SET PASSWORD SET MAX LOCK SET MAX UNLOCK At command issuance (I/O registers setting contents) (CM) (DH) (CH) (CL) (SN) (SC) (FR) At command completion (I/O registers contents to be read) (ST) Status information (DH) (CH) (CL) (SN)
  • Page 142 At command completion (I/O registers contents to be read) (ST) Status information (DH) Max head/LBA [MSB] (CH) Max. cylinder [MSB]/Max. LBA (CL) Max. cylinder [LSB]/Max. LBA (SN) Max. sector/Max. LBA [LSB] (SC) (ER) Error information C141-E110-03EN 5 - 75...

  • Page 143: Error Posting

    5.3.3 Error posting Table 5.17 lists the defined errors that are valid for each command. Table 5.17 Command code and parameters Command name Error register (X'1F1') Status register (X'1F7') ICRC INDF ABRT TR0NF DRDY READ SECTOR(S) WRITE SECTOR(S) READ MULTIPLE WRITE MULTIPLE READ DMA WRITE DMA...

  • Page 144: Command Protocol

    Command Protocol The host should confirm that the BSY bit of the Status register of the device is 0 prior to issue a command. If BSY bit is 1, the host should wait for issuing a command until BSY bit is cleared to Commands can be executed only when the DRDY bit of the Status register is 1.

  • Page 145: Read Sector(S) Command Protocol

    Command Parameter write Status read Status read • • • • DRDY • • • • INTRQ Data transfer Expanded Command Min. 30 s (*1) • • • INTRQ Data Reg. Selection • • • • Data • • • • •...

  • Page 146: Data Transferring Commands From Host To Device

    Note: For transfer of a sector of data, the host needs to read Status register (X'1F7') in order to clear INTRQ (interrupt) signal. The Status register should be read within a period from the DRQ setting by the device to starting of the sector data transfer. Note that the host does not need to read the Status register for the reading of a single sector or the last sector in multiple-sector reading.

  • Page 147: Write Sector(S) Command Protocol

    a) The host writes any required parameters to the Features, Sector Count, Sector Number, Cylinder, and Device/Head registers. b) The host writes a command code in the Command register. The drive sets the BSY bit of the Status register. c) When the device is ready to receive the data of the first sector, the device sets DRQ bit and clears BSY bit.

  • Page 148: Commands Without Data Transfer

    Note: For transfer of a sector of data, the host needs to read Status register (X'1F7') in order to clear INTRQ (interrupt) signal. The Status register should be read within a period from the DRQ setting by the device to starting of the sector data transfer. Note that the host does not need to read the Status register for the first and the last sector to be transferred.

  • Page 149: Other Commands

    5.4.4 Other commands READ MULTIPLE SLEEP WRITE MULTIPLE See the description of each command. 5.4.5 DMA data transfer commands READ DMA WRITE DMA Starting the DMA transfer command is the same as the READ SECTOR(S) or WRITE SECTOR(S) command except the point that the host initializes the DMA channel preceding the command issuance.

  • Page 150: Normal Dma Data Transfer

    Command Status read Parameter write c, d • • DRDY INTRQ • • • • Data transfer Expanded [Multiword DMA transfer] • • • • • • • • DMARQ DMACK- • • • • IOR- or • • • • IOW- Word Figure 5.6...

  • Page 151: Ultra Dma Feature Set

    Ultra DMA Feature Set 5.5.1 Overview Ultra DMA is a data transfer protocol used with the READ DMA and WRITE DMA commands. When this protocol is enabled it shall be used instead of the Multiword DMA protocol when these commands are issued by the host. This protocol applies to the Ultra DMA data burst only. When this protocol is used there are no changes to other elements of the ATA protocol (e.g.: Command Block Register access).

  • Page 152: Phases Of Operation

    5.5.2 Phases of operation An Ultra DMA data transfer is accomplished through a series of Ultra DMA data in or data out bursts. Each Ultra DMA burst has three mandatory phases of operation: the initiation phase, the data transfer phase, and the Ultra DMA burst termination phase. In addition, an Ultra DMA burst may be paused during the data transfer phase (see 5.5.3 and 5.5.4 for the detailed protocol descriptions for each of these phases, 5.6 defines the specific timing requirements).

  • Page 153: The Data In Transfer

    11) The device shall drive the first word of the data transfer onto DD (15:0). This step may occur when the device first drives DD (15:0) in step (10). 12) To transfer the first word of data the device shall negate DSTROBE within t after the host has negated STOP and asserted HDMARDY-.

  • Page 154: Terminating An Ultra Dma Data In Burst

    The device shall stop generating DSTROBE edges within t of the host negating HDMARDY-. If the host negates HDMARDY- within t after the device has generated a DSTROBE edge, then the host shall be prepared to receive zero or one additional data words. If the host negates HDMARDY- greater than t after the device has generated a DSTROBE edge, then the host shall be prepared to receive zero, one or two additional data words.
  • Page 155 10) The device shall latch the host's CRC data from DD (15:0) on the negating edge of DMACK-. 11) The device shall compare the CRC data received from the host with the results of its own CRC calculation. If a miscompare error occurs during one or more Ultra DMA bursts for any one command, at the end of the command the device shall report the first error that occurred (see 5.5.5).

  • Page 156: Ultra Dma Data Out Commands

    10) If the host has not placed the result of its CRC calculation on DD (15:0) since first driving DD (15:0) during (9), the host shall place the result of its CRC calculation on DD (15:0) (see 5.5.5). 11) The host shall negate DMACK- no sooner than t after the device has asserted DSTROBE and negated DMARQ and the host has asserted STOP and negated HDMARDY-, and no sooner than t...

  • Page 157: The Data Out Transfer

    9) The device shall assert DDMARDY- within t after the host has negated STOP. After asserting DMARQ and DDMARDY- the device shall not negate either signal until after the first negation of HSTROBE by the host. 10) The host shall drive the first word of the data transfer onto DD (15:0). This step may occur any time during Ultra DMA burst initiation.

  • Page 158: Terminating An Ultra Dma Data Out Burst

    b) Device pausing an Ultra DMA data out burst The device shall not pause an Ultra DMA burst until at least one data word of an Ultra DMA burst has been transferred. The device shall pause an Ultra DMA burst by negating DDMARDY-. The host shall stop generating HSTROBE edges within t of the device negating DDMARDY-.
  • Page 159 The device shall compare the CRC data received from the host with the results of its own CRC calculation. If a miscompare error occurs during one or more Ultra DMA bursts for any one command, at the end of the command, the device shall report the first error that occurred (see 5.5.5).

  • Page 160: Ultra Dma Crc Rules

    11) The device shall compare the CRC data received from the host with the results of its own CRC calculation. If a miscompare error occurs during one or more Ultra DMA bursts for any one command, at the end of the command, the device shall report the first error that occurred (see 5.5.5).

  • Page 161: Series Termination Required For Ultra Dma

    Note: Since no bit clock is available, the recommended approach for calculating CRC is to use a word clock derived from the bus strobe. The combinational logic shall then be equivalent to shifting sixteen bits serially through the generator polynomial where DD0 is shifted in first and DD15 is shifted in last.

  • Page 162: Pio Data Transfer Timing

    Timing 5.6.1 PIO data transfer Figure 5.8 shows of the data transfer timing between the device and the host system. Addresses DIOR-/DIOW- Write data DD0-DD15 Read data DD0-DD15 IORDY Symbol Timing parameter Min. Max. Unit Cycle time — Data register selection setup time for DIOR-/DIOW- —...

  • Page 163: Multiword Data Transfer

    5.6.2 Multiword data transfer Figure 5.9 shows the multiword DMA data transfer timing between the device and the host system. DMARQ DMACK- DIOR-/DIOW- Write data DD0-DD15 Read data DD0-DD15 Symbol Timing parameter Min. Max. Unit Cycle time — Delay time from DMACK assertion to DMARQ negation —...

  • Page 164: Ultra Dma Data Transfer

    5.6.3 Ultra DMA data transfer Figures 5.10 through 5.19 define the timings associated with all phases of Ultra DMA bursts. Table 5.19 contains the values for the timings for each of the Ultra DMA Modes. 5.6.3.1 Initiating an Ultra DMA data in burst 5.6.3.2 contains the values for the timings for each of the Ultra DMA Modes.

  • Page 165: 5.6.3.2 Ultra Dma Data Burst Timing Requirements

    5.6.3.2 Ultra DMA data burst timing requirements Table 5.19 Ultra DMA data burst timing requirements (1 of 2) MODE 0 MODE 1 MODE 2 MODE 3 MODE 4 MODE 5 (in ns) (in ns) (in ns) (in ns) (in ns) (in ns) NAME COMMENT...
  • Page 166 Table 5.19 Ultra DMA data burst timing requirements (2 of 2) MODE 0 MODE 1 MODE 2 MODE 3 MODE 4 MODE 5 (in ns) (in ns) (in ns) (in ns) (in ns) (in ns) NAME COMMENT MIN MAX MIN MAX MIN MAX MIN MAX MIN MAX MIN Maximum time allowed for output drivers to release (from asserted or negated)

  • Page 167: Ultra Dma Sender And Recipient Timing Requirements

    Table 5.20 Ultra DMA sender and recipient timing requirements MODE 0 MODE 1 MODE 2 MODE 3 MODE 4 MODE 5 (in ns) (in ns) (in ns) (in ns) (in ns) (in ns) NAME COMMENT MIN MAX MIN MAX MIN MAX MIN MAX MIN MAX MIN MAX 14.7 Recipient IC data setup time (from DSIC...

  • Page 168: Sustained Ultra Dma Data In Burst

    5.6.3.3 Sustained Ultra DMA data in burst 5.6.3.2 contains the values for the timings for each of the Ultra DMA Modes. 2CYC 2CYC DSTROBE at device DVHIC DVSIC DVHIC DVSIC DVHIC DD(15:0) at device DSTROBE at host DHIC DHIC DHIC DSIC DSIC DD(15:0)

  • Page 169: Host Pausing An Ultra Dma Data In Burst

    5.6.3.4 Host pausing an Ultra DMA data in burst 5.6.3.2 contains the values for the timings for each of the Ultra DMA Modes. DMARQ (device) DMACK- (host) STOP (host) HDMARDY- (host) DSTROBE (device) DD(15:0) (device) Notes: The host may assert STOP to request termination of the Ultra DMA burst no sooner than after HDMARDY- is negated.

  • Page 170: 5.6.3.5 Device Terminating An Ultra Dma Data In Burst

    5.6.3.5 Device terminating an Ultra DMA data in burst 5.6.3.2 contains the values for the timings for each of the Ultra DMA Modes. DMARQ (device) DMACK- (host) STOP (host) HDMARDY- (host) IORDYZ DSTROBE (device) DD(15:0) DA0, DA1, DA2, CS0-, CS1- Note: The definitions for the STOP, HDMARDY- and DSTROBE signal lines are no longer in effect after DMARQ and DMACK- are negated.

  • Page 171: Host Terminating An Ultra Dma Data In Burst

    5.6.3.6 Host terminating an Ultra DMA data in burst 5.6.3.2 contains the values for the timings for each of the Ultra DMA Modes. DMARQ (device) DMACK- (host) STOP (host) HDMARDY- (host) IORDYZ DSTROBE (device) DD(15:0) DA0, DA1, DA2, CS0, CS1 Note: The definitions for the STOP, HDMARDY- and DSTROBE signal lines are no longer in effect after DMARQ and DMACK- are negated.

  • Page 172: 5.6.3.7 Initiating An Ultra Dma Data Out Burst

    5.6.3.7 Initiating an Ultra DMA data out burst 5.6.3.2 contains the values for the timings for each of the Ultra DMA Modes. DMARQ (device) DMACK- (host) STOP (host) ZIORDY DDMARDY- (device) HSTROBE (host) DZFS DD(15:0) (host) DA0, DA1, DA2 CS0-, CS1- Note: The definitions for the STOP, DDMARDY- and HSTROBE signal lines are not in effect until DMARQ and DMACK- are asserted.

  • Page 173: Sustained Ultra Dma Data Out Burst

    5.6.3.8 Sustained Ultra DMA data out burst 5.6.3.2 contains the values for the timings for each of the Ultra DMA Modes. 2CYC 2CYC HSTROBE at host DVHIC DVHIC DVHIC DVSIC DVSIC DD(15:0) at host HSTROBE at device DHIC DSIC DHIC DSIC DHIC DD(15:0)

  • Page 174: Device Pausing An Ultra Dma Data Out Burst

    5.6.3.9 Device pausing an Ultra DMA data out burst 5.6.3.2 contains the values for the timings for each of the Ultra DMA Modes. DMARQ (device) DMACK- (host) STOP (host) DDMARDY- (device) HSTROBE (host) DD(15:0) (host) Notes: The device may negate DMARQ to request termination of the Ultra DMA burst no sooner than t after DDMARDY- is negated.

  • Page 175: Host Terminating An Ultra Dma Data Out Burst

    5.6.3.10 Host terminating an Ultra DMA data out burst 5.6.3.2 contains the values for the timings for each of the Ultra DMA Modes. DMARQ (device) DMACK- (host) STOP (host) IORDYZ DDMARDY- (device) HSTROBE (host) DD(15:0) (host) DA0, DA1, DA2 CS0-, CS1- Note: The definitions for the STOP, DDMARDY- and HSTROBE signal lines are no longer in effect after DMARQ and DMACK- are negated.

  • Page 176: Device Terminating An Ultra Dma Data Out Burst

    5.6.3.11 Device terminating an Ultra DMA data in burst 5.6.3.2 contains the values for the timings for each of the Ultra DMA Modes. DMARQ (device) DMACK- (host) STOP (host) IORDYZ DDMARDY- (device) HSTROBE (host) DD(15:0) (host) DA0, DA1, DA2, CS0-, CS1- Note: The definitions for the STOP, DDMARDY- and HSTROBE signal lines are no longer in effect after DMARQ and DMACK- are negated.

  • Page 177: Power-On And Reset

    5.6.4 Power-on and reset Figure 5.20 shows power-on and reset (hardware and software reset) timing. Only master device is present Clear Reset *1 Power-on RESET- Software reset DASP- *1: Reset means including Power-on-Reset, Hardware Reset (RESET-), and Software Reset. Master and slave devices are present (2-drives configuration) Clear Reset [Master device] DASP-...

  • Page 178: Chapter 6 Operations

    CHAPTER 6 OPERATIONS Device Response to the Reset Address Translation Power Save Defect Management Read-Ahead Cache Write Cache Device Response to the Reset This section describes how the PDIAG- and DASP- signals responds when the power of the IDD is turned on or the IDD receives a reset or diagnostic command.

  • Page 179: Response To Power-On

    6.1.1 Response to power-on After the master device (device 0) releases its own power-on reset state, the master device shall check a DASP- signal for up to 450 ms to confirm presence of a slave device (device 1). The master device recognizes presence of the slave device when it confirms assertion of the DASP- signal.

  • Page 180: Response To Hardware Reset

    6.1.2 Response to hardware reset Response to RESET- (hardware reset through the interface) is similar to the power-on reset. Upon receipt of hardware reset, the master device checks a DASP- signal for up to 450 ms to confirm presence of a slave device. The master device recognizes the presence of the slave device when it confirms assertion of the DASP- signal.

  • Page 181: Response To Software Reset

    6.1.3 Response to software reset The master device does not check the DASP- signal for a software reset. If a slave device is present, the master device checks the PDIAG- signal for up to 31 seconds to see if the slave device has completed the self-diagnosis successfully.

  • Page 182: Response To Diagnostic Command

    6.1.4 Response to diagnostic command When the master device receives an EXECUTE DEVICE DIAGNOSTIC command and the slave device is present, the master device checks the PDIAG- signal for up to 6 seconds to see if the slave device has completed the self-diagnosis successfully. The master device does not check the DASP- signal.

  • Page 183: Address Translation

    MPG3204AT 20,496 MPG3307AT 30,743 MPG3409AT 40,992 As long as the formatted capacity of the IDD does not exceed the value shown on Table 6.1, the host can freely specify the number of cylinders, heads, and sectors per track. Generally, the device recognizes the number of heads and sectors per track with the INITIALIZE DEVICE PARAMETER command.

  • Page 184: Logical Address

    6.2.2 Logical address CHS mode Logical address assignment starts from physical cylinder (PC) 0, physical head (PH) 0, and physical sector (PS) 1 and is assigned by calculating the number of sectors per track which is specified by the INITIALIZE DEVICE PARAMETERS command. The head address is advanced at the subsequent sector from the last sector of the current physical head address.

  • Page 185: Power Save

    LBA mode Logical address assignment in the LBA mode starts from physical cylinder 0, physical head 0, and physical sector 1. The logical address is advanced at the subsequent sector from the last sector of the current track. The first physical sector of the subsequent physical track is the consecutive logical sector from the last sector of the current physical track.
  • Page 186 A device enters the active mode under the following conditions: A command with Seek or Write or Read is issued. Idle mode In this mode, circuits on the device is set to power save mode. The device enters the Idle mode under the following conditions: A IDLE or IDLE IMMEDIATE command is issued in the active or standby mode.

  • Page 187: Power Commands

    Sleep mode The power consumption of the drive is minimal in this mode. The drive enters only the standby mode from the sleep mode. The only method to return from the standby mode is to execute a software or hardware reset. The drive enters the sleep mode under the following condition: A SLEEP command is issued.

  • Page 188: Spare Area

    6.4.1 Spare area Following two types of spare area are provided in the user space. 1) Spare sector for sector slip: used for alternating defective sectors at formatting in shipment (128 sectors/32 cylinders) 2) Spare cylinder for alternative assignment: used by automatic alternative assignment. (4 cylinder/drive) 6.4.2 Alternating defective sectors The two alternating methods described below are available:...

  • Page 189: Alternate Cylinder Assignment

    Alternate cylinder assignment A defective sector is assigned to the spare sector in the alternate cylinder. This processing is performed when a physical track contains three or more defective sectors, and when the automatic alternate processing is performed. Figure 6.8 shows an example where (physical) sector 5 is detective on head 0 in cylinder 0. Index Sector (physical) Cylinder 0...

  • Page 190: Read-Ahead Cache

    Read-Ahead Cache After a read command which reads the data from the disk medium is completed, the read-ahead cache function reads the subsequent data blocks automatically and stores the data in the data buffer. When the next command requests to read the read-ahead data, the data can be transferred from the data buffer without accessing the disk medium.

  • Page 191: Caching Operation

    6.5.2 Caching operation The caching operation is performed only at receipt of the following commands. The device transfers data from the data buffer to the host system if the following data exist in the data buffer. All sector data to be processed by the command A part of data including the starting sector to be processed by the command When a part of data to be processed exist in the data buffer, the remaining data are read from the disk medium and are transferred to the host system.

  • Page 192: Usage Of Read Segment

    6.5.3 Usage of read segment This subsection explains the usage of the read segment buffer at following cases. Miss-hit (no hit) A lead block of the read-requested data is not stored in the data buffer. The requested data is read from the disk media.
  • Page 193 Sequential read When the disk drive receives the read command that targets the sequential address to the previous read command, the disk drive tries to fill the buffer space with the read ahead data. a. Sequential command just after non-sequential command At receiving the sequential read command, the disk drive sets the DAP and HAP to the sequential address of the last read command and reads the requested data.
  • Page 194 b. Sequential hit When the last sector address of the previous read command is sequential to the lead sector address of the received read command, the disk drive transfers the hit data in the buffer to the host system. The disk drive performs the read-ahead operation of the new continuous data to the empty area that becomes vacant by data transfer at the same time as the disk drive starts transferring data to the host system.
  • Page 195 Full hit (hit all) All requested data are stored in the data buffer. The disk drive starts transferring the requested data from the address of which the requested data is stored. After completion of command, a previously existed cache data before the full hit reading are still kept in the buffer, and the disk drive does not perform the read-ahead operation.
  • Page 196 1) The disk drive sets the HAP to the address where the partially hit data is stored, and sets the DAP to the address just after the partially hit data. Partially hit data Lack data 2) The disk drive starts transferring partially hit data and reads lack data from the disk media at the same time.

  • Page 197: Write Cache

    Write Cache The write cache function of the drive makes a high speed processing in the case that data to be written by a write command is logically sequent the data of previous command and random write operation is performed. When the drive receives a write command, the drive starts transferring data of sectors requested by the host system and writing on the disk medium.
  • Page 198 At the time that the drive has stopped the command execution after the error recovery has failed, the write cache function is disabled automatically. The releasing the disable state can be done by the SET FEATURES command. When the power of the drive is turned on after the power is turned off once, the status of the write cache function returns to the default state.
  • Page 199 46-8-626-4588 FAX: 886-2-717-4644 FUJITSU ITALIA S.p.A. FUJITSU SYSTEMS BUSINESS (MALAYSIA) SDN. BHD. Via Nazario Sauro, 38 20099 Sesto S. Giovanni (MI), ITALY Fujitsu Plaza, 1A, Jalan Tandang 204, P.O. Box 636 Pejabat Pos TEL: 39-2-26294-1 Jalan Sultan FAX: 39-2-26294-201 46770 Petaling Jaya, Selangor Darul Ehsan, Malaysia...
  • Page 200 FUJITSU LIMITED Reader Comment Form We would appreciate your comments and suggestions for improving this publication. Publication No. Rev. Letter Title Current Date How did you use this publication? Is the material presented effectively? Learning Sales Installing Fully Well Well...

This manual is also suitable for:

Mpg3204atMpg3102atMpg3153atMpg3307at

Table of Contents