Epson SR-600 Developer's Manual page 91

Pos terminal
Table of Contents

Advertisement

Confidential
Operating clock:
Usable height:
Serial PD (SPD):
Operating mode:
1
85
Chip set (82443BX : North bridge)
The Intel chipset 82443BX controls CPU, memory and PCI bus. It also supports AGP bus control
function, but that is not used in SR-600. Combination of this chip set and 82371EB is called
440BX.
Rev.A
66MHz x 4 /sockets
(input from the chipset via clock generator)
DIMMs that support PC100 (for 100MHz clock) can also
be used.
36mm or less
(maximum 38.23mm in the unbuffered DIMM
specification)
Must conform to the Intel PC SPD specifications
(memory information acquisition)
Must support the self-refreshing mode
5-5 External view of the DIMM
Developer's Guide SR-600
≤36mm
84
168
Hardware Specifications 5-9

Advertisement

Table of Contents
loading

Table of Contents