Table of Contents
Advertisement
Stepping
Number
B0
X
BH21
X
BH22
X
BH23
X
BH24
X
BH25
X
BH26
X
BH27
X
BH28
X
BH29
X
BH30
X
BH31
X
BH32
X
BH33
X
BH34
X
BH35
X
BH36
X
BH37
X
BH38
X
BH39
X
BH40
X
BH41
X
BH42
12
Status
No Fix Writes to IA32_DEBUGCTL MSR May Fail when FREEZE_LBRS_ON_PMI is Set
No Fix Address Reported by Machine-Check Architecture (MCA) on L2 Cache Errors
May be Incorrect
No Fix Performance Monitoring Event for Outstanding Bus Requests Ignores
AnyThread Bit
No Fix Corruption of CS Segment Register During RSM While Transitioning From Real
Mode to Protected Mode
No Fix GP and Fixed Performance Monitoring Counters With AnyThread Bit Set May
Not Accurately Count Only OS or Only USR Events
No Fix PMI Request is Not Generated on a Counter Overflow if Its OVF Bit is Already
Set in IA32_PERF_GLOBAL_STATUS
No Fix Processor May Use an Incorrect Translation if the TLBs Contain Two Different
Translations For a Linear Address
No Fix PEBS Record not Updated when in Probe Mode
No Fix LBR/BTM/BTS Information Immediately After a Transition From
Legacy/Compatibility Mode to 64-bit Mode May be Incorrect
No Fix During a C-State Exit due to a Pending External Interrupt the System May Hang
No Fix Pending x87 FPU Exceptions (#MF) Following STI May Be Serviced Before
Higher Priority Interrupts
No Fix Benign Exception after a Double Fault May Not Cause a Triple Fault Shutdown
No Fix IA32_MC1_STATUS MSR Bit[60] Does Not Reflect Machine Check Error
Reporting Enable Correctly
No Fix LINT0 Assertion and Deassertion During an Inactive State May Cause
Unexpected Operation When APIC is Disabled
No Fix IRET under Certain Conditions May Cause an Unexpected Alignment Check
Exception
No Fix HSYNC and VSYNC Buffers Do Not Meet VESA Rise and Undershoot
Specification
No Fix Glitch on LVDS Display Interface Clocks and Data Lines May be Observed
During Power Up Sequence
No Fix Synchronous Reset of IA32_MPERF on IA32_APERF Overflow May Not Work
No Fix Writes to Set IA32_MCG_STATUS.MCIP Will Fail
No Fix IA32_MC2_STATUS [OVERFLOW] Bit is Not Set When Single-Bit Correctable
ECC Error Occurs
No Fix FP Data Operand Pointer May Be Incorrectly Calculated After an FP Access
Which Wraps a 64-Kbyte Boundary in 16-Bit Code
No Fix High Temperature Circuit Marginality Issue May Cause the System to Hang or
Auto Reboot
Summary Tables of Changes
Description
Specification Update
Advertisement
Table of Contents
