Sign In
Upload
Download
Table of Contents
Contents
Add to my manuals
Delete from my manuals
Share
URL of this page:
HTML Link:
Bookmark this page
Add
Manual will be automatically added to "My Manuals"
Print this page
×
Bookmark added
×
Added to my manuals
Manuals
Brands
Intel Manuals
Controller
ICH5
Programmer's reference manual
Intel ICH5 Programmer's Reference Manual
Serial ata controller
Hide thumbs
1
2
Table Of Contents
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
page
of
59
Go
/
59
Contents
Table of Contents
Bookmarks
Table of Contents
Table of Contents
1 Introduction
Overview
Table 1. Intel ® ICH5 Device Ids
2 Conventions
Register Access
Keywords
3 Intel ® ich SATA Controller Basic Attributes
Legacy Sub-Mode
Native Sub-Mode
Host Controller Configurations
4 Theory of Operation
Compatible Configuration
Additional Register Support
MAP - Address Map Register - Offset 90H
Compatible Configuration - Option 1
Figure 1. Compatible Configuration - Option 1
Compatible Configuration - Option 2
Figure 2. Compatible Configuration - Option 2
Compatible Configuration - Option 3 (Combined)
Figure 3. Compatible Configuration - Option 3
Figure 4. Compatible Configuration - Option 3A
Figure 5. Compatible Configuration - Option 3B
Figure 6. Compatible Configuration - Option 3C
Enhanced Configuration
Figure 7. Compatible Configuration - Option 3D
Figure 8. Enhanced Configuration
PI - Programming Interface Register - Offset 09H
Table 2. Valid BIOS Option for the Programming Interface Register
Table 3. Illegal BIOS Options for the Programming Interface Register
MAP Register Programming
PCS - Port Control and Status Register - Offset 92H
Port Enabling/Disabling
BIOS Considerations
Enabling/Disabling a SATA Port from an Operating System Driver
Enabling/Disabling a SATA Port from ACPI
Device Presence Detect
Hardware and Software Considerations
Figure 9. Power-On to Device Ready Elapsed Time
Device Detection - Software Examples
ATA Swap Bay Support
Implementing the Intel ® ICH5 SATA Host Controller in ACPI Namespace
Appendix A - Coding Examples
Enabling/Disabling SATA Ports from a WDM Driver
Enabling/Disabling SATA Ports in the _Psx Control Method
Device Presence Check - Using I/O
Device Presence Check - Using ACPI
ACPI Control Method (GSPS)
Appendix B - Example ACPI Namespace
Advertisement
Quick Links
Download this manual
R
®
Intel
82801EB (ICH5) and
®
Intel
82801ER (ICH5R)
Serial ATA Controller
Programmer's Reference Manual (PRM)
July 2003
Document Number: 252671-002
Table of
Contents
Previous
Page
Next
Page
1
2
3
4
5
Advertisement
Table of Contents
Need help?
Do you have a question about the ICH5 and is the answer not in the manual?
Ask a question
Questions and answers
Related Manuals for Intel ICH5
Controller Intel iSBC 546 Hardware Reference Manual
High performance terminal controllers (169 pages)
Controller Intel 82801EB Programmer's Reference Manual
Serial ata controller (59 pages)
Controller Intel SRCS14L Hardware Installation And User's Manual
Integrated raid controller (31 pages)
Controller Intel Intel E7500 MCH Thermal Design Manual
Chipsets for embedded applications (34 pages)
Controller Intel Intel E7230 MCH Thermal/Mechanical Design Manual
Chipset memory controller hub (38 pages)
Controller Intel Intel E7501 MCH Thermal Design Manual
Chipsets for embedded applications (34 pages)
Controller Intel 80c196kc Manual
16-bit microcontrollers (25 pages)
Controller INTEL 6 SERIES CHIPSET - DATASHEET 01-2011 Datasheet
(936 pages)
Controller INTEL 6 SERIES CHIPSET - THERMAL MECHANICAL SPECIFICATIONS AND DESIGN GUIDELINES 01-2011 Specifications
Chipset thermal mechanical specifications and design guidelines (tmsdg) (32 pages)
Controller Intel AXXSCM3S Installation Manual
Storage controller, backup battery kit install guide (12 pages)
Controller Intel 82562EZ Design Manual
Dual footprint (68 pages)
Controller INTEL 6 SERIES CHIPSET - SPECIFICATION UPDATE 01-2011 Specification
Chipset (20 pages)
Controller INTEL G31 EXPRESS CHIPSET - SPECIFICATION Specification
Express chipset (12 pages)
Controller Intel 848P Thermal Design Manual
Chipset for the intel 82848p memory controller hub (mch) (35 pages)
Controller Intel 945G Thermal Design Manual
Express chipset graphics and memory controller hub (gmch) for embedded applications (25 pages)
Controller Intel CONTROLLERS 413808 Developer's Manual
Controllers in tper mode (824 pages)
Summarization of Contents
Revision History
Introduction
Overview
Describes the document's purpose, audience, and scope for supporting the Intel® ICH5/ICH5R SATA Controller.
Conventions
Register Access
Explains the notation used for accessing registers, including RegOffset and BitOffset conventions.
Keywords
Defines key terms such as Mandatory, System Software, Shall, and Should used throughout the manual.
Intel ICH SATA Controller Basic Attributes
Legacy Sub-Mode
Details the requirements for a host controller configured for legacy sub-mode of operation, including interrupt and I/O locations.
Native Sub-Mode
Details the requirements for a host controller configured for native sub-mode of operation, including interrupt and I/O space access.
Host Controller Configurations
Discusses how the SATA host controller functions independently or with P-ATA, supporting multiple configurations.
Theory of Operation
Compatible Configuration
Explains the configuration for backward compatibility with older OS, supporting up to four ATA devices.
Enhanced Configuration
Details the preferred configuration for modern OS, supporting maximum flexibility and up to six ATA devices.
PCS - Port Control and Status Register
Explains the register providing power management and device presence capabilities for SATA ports.
Device Presence Detect
Describes how the PCS register bits (POP and PIP) are used by system software to detect SATA device presence.
ATA Swap Bay Support
Outlines basic ATA Swap Bay Support using PCS register and power management, despite no surprise removal support.
Implementing the Intel ICH5 SATA Host Controller in ACPI Namespace
Refers to Appendix B for an example ACPI namespace supporting ICH5 SATA host controller in various modes.
Appendix A – Coding Examples
Enabling/Disabling SATA Ports from a WDM Driver
Provides sample C code demonstrating how a WDM driver can read/write PCS.PxE bits to enable/disable SATA ports.
Enabling/Disabling SATA Ports in the _PSx Control Method
Illustrates sample ASL code for enabling/disabling SATA ports via _PS0 and _PS3 control methods in ACPI.
Device Presence Check – Using I/O
Presents sample code demonstrating direct reading of port presence (PxP) bits to determine SATA port connection status.
Device Presence Check – Using ACPI
Shows sample code for Windows WDM drivers to execute ACPI control methods for SATA port status.
Appendix B – Example ACPI Namespace
Table of Contents
Print
Rename the bookmark
Delete bookmark?
Delete from my manuals?
Login
Sign In
OR
Sign in with Facebook
Sign in with Google
Upload manual
Upload from disk
Upload from URL
Need help?
Do you have a question about the ICH5 and is the answer not in the manual?
Questions and answers