Intel ICH5 Programmer's Reference Manual
Intel ICH5 Programmer's Reference Manual

Intel ICH5 Programmer's Reference Manual

Serial ata controller
Table of Contents

Advertisement

Quick Links

R
®
Intel
82801EB (ICH5) and
®
Intel
82801ER (ICH5R)
Serial ATA Controller
Programmer's Reference Manual (PRM)
July 2003
Document Number: 252671-002

Advertisement

Table of Contents
loading
Need help?

Need help?

Do you have a question about the ICH5 and is the answer not in the manual?

Questions and answers

Summarization of Contents

Introduction
Overview
Describes the document's purpose, audience, and scope for supporting the Intel® ICH5/ICH5R SATA Controller.
Conventions
Register Access
Explains the notation used for accessing registers, including RegOffset and BitOffset conventions.
Keywords
Defines key terms such as Mandatory, System Software, Shall, and Should used throughout the manual.
Intel ICH SATA Controller Basic Attributes
Legacy Sub-Mode
Details the requirements for a host controller configured for legacy sub-mode of operation, including interrupt and I/O locations.
Native Sub-Mode
Details the requirements for a host controller configured for native sub-mode of operation, including interrupt and I/O space access.
Host Controller Configurations
Discusses how the SATA host controller functions independently or with P-ATA, supporting multiple configurations.
Theory of Operation
Compatible Configuration
Explains the configuration for backward compatibility with older OS, supporting up to four ATA devices.
Enhanced Configuration
Details the preferred configuration for modern OS, supporting maximum flexibility and up to six ATA devices.
PCS - Port Control and Status Register
Explains the register providing power management and device presence capabilities for SATA ports.
Device Presence Detect
Describes how the PCS register bits (POP and PIP) are used by system software to detect SATA device presence.
ATA Swap Bay Support
Outlines basic ATA Swap Bay Support using PCS register and power management, despite no surprise removal support.
Implementing the Intel ICH5 SATA Host Controller in ACPI Namespace
Refers to Appendix B for an example ACPI namespace supporting ICH5 SATA host controller in various modes.
Appendix A – Coding Examples
Enabling/Disabling SATA Ports from a WDM Driver
Provides sample C code demonstrating how a WDM driver can read/write PCS.PxE bits to enable/disable SATA ports.
Enabling/Disabling SATA Ports in the _PSx Control Method
Illustrates sample ASL code for enabling/disabling SATA ports via _PS0 and _PS3 control methods in ACPI.
Device Presence Check – Using I/O
Presents sample code demonstrating direct reading of port presence (PxP) bits to determine SATA port connection status.
Device Presence Check – Using ACPI
Shows sample code for Windows WDM drivers to execute ACPI control methods for SATA port status.

Table of Contents