Toshiba TLCS-900/H1 Series Manual page 24

Original cmos 32-bit microcontroller
Hide thumbs Also See for TLCS-900/H1 Series:
Table of Contents

Advertisement

(2) I/O registers setting by boot program
Table 3.21.5 shows I/O register setting by boot program.
Take particular note of these set values when using an application system program
which continues to run without asserting a reset after a boot sequence is executed .
Also take note of the status of the CPU registers and internal RAM following
execution of a boot sequence.
Table 3.21.5 I/O Register Setting by Boot Program
Symbol
Set Value
WDMOD
00H
WDCR
B1H
SYSCR0
80H
SYSCR1
00H
SYSCR2
2CH
PLLCR0
40H
00H
PLLCR1
80H
INTEUSB
04H
INTETC01
44H
Note: The setting values for NAND flash, UART and USB are not shown. Set
each register where these functions are used in the system.
Set Content
Stop watchdog timer.
Disable watchdog timer.
Set system clock.
Set system clock.
Set system clock.
Where USB is used for boot, set to use PLL
output clock for f
.
FPH
Where USB is not used for boot, set not to use PLL
output clock for f
.
FPH
Set to PLL ON. Not affected by boot method.
Set USB interrupt level.
Set INTTC interrupt level.
92CH21-441
TMP92CH21
2006-09-15

Advertisement

Table of Contents
loading

This manual is also suitable for:

Tmp92ch21fg

Table of Contents