Cirrus Logic CDB42528 Manual page 6

114 db, 192 khz 8-ch codec with s/pdif receiver
Hide thumbs Also See for CDB42528:
Table of Contents

Advertisement

LIST OF TABLES
Table 1. Common OMCK Clock Frequencies ............................................................................... 26
Table 2. Common PLL Output Clock Frequencies........................................................................ 26
Table 3. Slave Mode Clock Ratios ................................................................................................ 26
Table 4. Serial Audio Port Channel Allocations............................................................................. 27
Table 5. DAC De-Emphasis .......................................................................................................... 50
Table 6. Receiver De-Emphasis.................................................................................................... 50
Table 7. Digital Interface Formats ................................................................................................. 51
Table 8. ADC One-Line Mode ....................................................................................................... 51
Table 9. DAC One-Line Mode ....................................................................................................... 51
Table 10. RMCK Divider Settings.................................................................................................. 53
Table 11. OMCK Frequency Settings............................................................................................ 54
Table 12. Master Clock Source Select .......................................................................................... 54
Table 13. AES Format Detection................................................................................................... 55
Table 14. Receiver Clock Frequency Detection ............................................................................ 56
Table 15. Example Digital Volume Settings .................................................................................. 59
Table 16. ATAPI Decode............................................................................................................... 61
Table 17. Example ADC Input Gain Settings ................................................................................ 62
Table 18. TXP Output Selection.................................................................................................... 63
Table 19. Receiver Input Selection ............................................................................................... 64
Table 20. Auxiliary Data Width Selection ...................................................................................... 67
Table 21. PLL External Component Values .................................................................................. 81
Table 22. Revision History .......................................................................................................... 90
6
CS42528
DS586PP5

Advertisement

Table of Contents
loading
Need help?

Need help?

Do you have a question about the CDB42528 and is the answer not in the manual?

This manual is also suitable for:

Cs42528-cqzCs42528-dqzCs42528

Table of Contents