Table 4-2. System Board Pci D - HP Deskpro EX Technical Reference Manual

Hp deskpro ex: reference guide
Table of Contents

Advertisement

The register index (CF8h, bits <7..2>) identifies the 32-bit location within the configuration space
of the PCI device to be accessed. All PCI devices can contain up to 256 bytes of configuration data
(Figure 4-3), of which the first 64 bytes comprise the configuration space header.
31
24 23
Min. Lat.
Expansion ROM Base Address
Subsystem ID
Configuration
Space
Header
BIST
Status
Device ID
PCI Configuration Space Type 0
Data required by PCI protocol
Not required
Figure 4-3. PCI Configuration Space Mapping
Each PCI device is identified with a vendor ID (assigned to the vendor by the PCI Special Interest
Group) and a device ID (assigned by the vendor). The device and vendor IDs for the devices on
the system board are listed in Table 4-2.
Table 4-2. System Board PCI Device Identification
PCI Device
82815 GMCH:
Memory Controller
AGP Bridge
I740 Graphics Controller
82801AA ICH:
PCI Bridge
LPC Bridge
EIDE Controller
USB I/F
SMBus Controller
AC97 Audio Controller
AC97 Modem Controller
16 15
8
7
Device-Specific Area
Min. GNT
Int. Pin
Int. Line
Reserved
Reserved
Subsystem Vendor ID
Card Bus CIS Pointer
Base Address Registers
Hdr. Type
Lat. Timer
Line Size
Class Code
Revision ID
Command
Vendor ID
Table 4-2.
System Board PCI Device Identification
First Edition - August 2000
Register
Index
0
31
24 23
FCh
40h
Bridge Control
3Ch
Expansion ROM Base Address
38h
34h
I/O Limit Upper 16 Bits
30h
2Ch
Prefetchable Limit Upper 32 Bits
28h
Prefetchable Base Upper 32 Bits
Prefetch. Mem. Limit
Memory Limit
Secondary Status
nd
2
10h
BIST
0Ch
08h
04h
Status
00h
Device ID
PCI Configuration Space Type 1
Vendor ID
Device ID
8086h
1130h
8086h
1131h
8086h
1132h
8086h
2418h
8086h
2410h
8086h
2411h
8086h
2412h
8086h
2413h
8086h
2415h
8086h
2416h
Compaq Deskpro EX Series of Personal Computers
Technical Reference Guide
16 15
8
7
Device-Specific Area
Int. Pin
Int. Line
Reserved
I/O Base Upper 16 Bits
Prefetch. Mem. Base
Memory Base
I/O Limit
I/O Base
Sub. Bus #
Sec. Bus #
Pri. Bus #
Base Address Registers
Hdr. Type
Lat. Timer
Line Size
Class Code
Revision ID
Command
Vendor ID
Register
Index
0
FCh
40h
3Ch
38h
34h
30h
2Ch
28h
24h
20h
1Ch
18h
10h
0Ch
08h
04h
00h
4-5

Hide quick links:

Advertisement

Table of Contents
loading

Table of Contents