Processor And Chipset Overview - Supermicro X10DDW-i User Manual

Table of Contents

Advertisement

1-2

Processor and Chipset Overview

Built upon the functionality and capability of the Intel E5-2600v3/v4 processors
(Socket R3) and the Intel C612 PCH, the X10DDW-i/iN motherboard provides the
best balanced solution of performance, power efficiency, and features to address
the diverse needs of next-generation data centers.
With support of new Intel Microarchitecture 22nm (E5-2600v3)/14nm (E5-2600v4)
Processing Technology and Intel® Silicon View Technology, the X10DDW-i/iN
dramatically increases system performance.
The PCH C612 chip provides enterprise SMbus and MCTP support, including the
following features:
DDR4 288-pin memory support on Socket R3
Hybrid clock support capable of extending to most 2S platforms
Support for Management Engine (ME)
Support of SMBus speeds of up to 400KHz for BMC connectivity
Improved I/O capabilities to high-storage-capacity configurations
SPI Enhancements
Intel® Node Manager 3.0 for advanced power monitoring, capping and man-
agement for BMC enhancement (See the note below.)
BMC supports remote management, virtualization, and the security package
for enterprise platforms
Notes:
1. E5-2600v4 requires Revision 2.0 BIOS (or higher).
2. Intel Node Manager 3.0 support is dependent on the power supply
used in the system.
1-11
Chapter 1: Overview

Advertisement

Table of Contents
loading

This manual is also suitable for:

X10ddw-inX10ddw-in3

Table of Contents