Panasonic PV-DF2700-K Service Manual page 358

Tv/dvd/vcr combination
Table of Contents

Advertisement

TV PROCESS I SCHEMATIC DIAGRAM
15
Z
FL5001
1
2
3
J5103
14
R5103
R5117
Q5104
0
470
2SD601A
(BUFFER)
Z
R5104
R5121
13
300
R5118
1K
R5195
R5196
L5114
470
4.7U
330
C5140
R5193
R5194
15P
12
0
390
Q5125
2SB709A
Z
C5139
(BUFFER)
L5109
100U
Z
C5135
D5102
C5101
100/6.3V
11
R5189
C5137
C5138
909
0.01
R5127
33K
R5191
Z
100
Q5124
10
R5187
R5113
C5112
2SD601A
Q5101
27K
470
0.01
2SD601A
(BUFFER)
(BUFFER)
R5128
R5141
Q5123
R5174
33K
1K
2SD601A
C5136
R5188
(AMP)
56
R5192
47/6.3V
22K
1K
J5003
R5101
Z
R5108
Z
470
J5104
Q5109
R5186
R5190
2SD601A
1K
511
(SWITCHING)
9
Q5122
2SB709A
(BUFFER)
8
L5207
L5213
100U
7
C5267
C5253
C5252
0.1
47/6.3V
0.1
R5243
R5277
A
820
J5307
0
Q5210
R5241
2SB709A
L5221
R5252
(BUFFER)
100U
R5242
3300
1200
R5278
C5266
C5255
C5254
Q5214
0.1
22/16V
0.1
0
2SB709A
R5250
(BUFFER)
0
6
R5251
1200
A
J5306
C5230
1/50V
C5231
0.1
5
C5235
C5237
0.22
47/6.3V
C5234
0.01
C5238
C5257
X5201
0.1
LSSX0043
R5225
220
330
C5232
Z
0.039
C5236
C5259
R5224
68P
100K
C5233
0.01
R5222
R5223
10K
470K
4
IC5201
M65667FP
L5208
PICTURE IN PICTURE
33U
SIGNAL PROCESS
3
L5201
33U
L5212
100U
C5265
C5249
C5250
R5226
R5229
L5209
R5230
R5231
0.1
22/6.3V
0.1
10K
330
470
22
1800
C5271
C5240
R5232
C5258
R5228
2
10/16V
Q5206
22P
27P
6800
470
2SB709A
R5227
(BUFFER)
10K
R5234
C5242
0.47/50V
470
1
A A
A
B
C
D
E
L5112
TSK1002
J5101
R5170
2700
Q5118
C5120
R5182
Z
2SD601A
27P
R5184
Q5121
(CLAMP)
R5180
(BUFFER)
C5118
R5124
C5134
Q5120
0.01
330
Q5119
(AMP)
2SB709A
R5185
C5132
R5169
R5181
(BUFFER)
R5183
1/50V
120K
R5171
12K
L5105
L5110
L5111
C5124
R5129
R5133
Q5110
2200P
4.7U
6.8U
15U
0
470
2SD601A
C5122
R5152
C5110
C5113
C5109
C5111
R5131
Z
(BUFFER)
10/25V
68
15P
68P
120P
180P
R5138
1K
C5116
L5115
L5116
R5105
R5122
0.01
6.8U
15U
Q5107
R5134
L5101
0
470
2SD601A
22K
15U
C5141
C5142
C5143
C5108
R5119
Z
(BUFFER)
C5114
0.01
68P
120P
180P
R5130
C5119
1K
27P
L5103
1.5U
R5135
22K
R5145
C5117
C5106
220
0.01
100P
C5103
R5132
R5147
R5173
0.01
1K
10K
100
R5136
R5148
C5125
R5153
Q5108
470
10K
0.01
2200
2SB709A
C5133
(BUFFER)
0.01
C5123
100/6.3V
C5126
1/50V
R5029
R5023
R5030
1K
220
100
R5146
C5121
R5143
1K
47P
390
R5028
R5154
L5102
L5106
R5139
R5142
R5144
Q5105
1K
470
33U
560
15U
47K
2SB709A
Q5008
(BUFFER)
R5158
2SB709A
R5112
C5104
Z
Z
4700
22P
C5107
Q5114
470
(BUFFER)
2SB709A
(BUFFER)
R5150
470
R5140
4700
R5137
R5031
C5007
B
22K
Z
2700
D5001
0.01
D5003
R5020
Z
Q5007
2SD601A
(SWITCHING)
R5021
10K
33U
C5228
C5227
0.1
47/6.3V
C5220
L5206
47/6.3V
33U
C5219
0.1
R5213
R5212
2200
2200
R5218
Q5204
15K
2SD601A
(INVERTER)
Q5209
0
2SD601A
Z
(INVERTER)
R5221
C5216
15K
Z
48
47
46
45
44
43
42
41
40
39
38
37
36
35
34
33
C5251
R5240
R5214
56K
22K
BIAS
TP5207
TP5206
49
32
V-SYNC
Q5218
50
31
TIMING
Z
2SD601A
D/A
D/A
H-SYNC
R5268
CLAMP
GENE
51
ENCODER
30
(SWITCHING)
DELAY
PHASE
52
SELECT
MIX
29
R5266
R5267
53
CLAMP
DELAY
LPF/MYP
28
SWM
R5211
15K
2200
2200
Y
R-Y
B-Y
54
27
DEMIX
R5269
Z
L5205
55
BIAS
FSC
26
TP5203
33U
56
GND
VDD
25
RAM
GND
57
GND
24
R5274 100
VCXO
VERTICAL FILTER/MIX
58
23
DRIVE
I2C SERIAL
R5273
100
59
INTERFACE
22
VCXO DRIVE
Y
60
FILTER
DELAY
V-CHIP
ACK
21
C5214
C5215
PHASE DETECT
DATA
0.1
47/6.3V
61
BIAS
CLAMP
V/H SYNC
20
R-Y
B-Y
SLICER
BURST DATA
VDD
62
SAMPLING
19
VDD
TINT
TIMING GENE
TP5204
63
A/D
BGP OUT
18
DEMOD
Y/C SEPA
SYNC SEPA
AFC
64
VDD
17
BIAS
A/D
C5261
C5262
CLAMP
0.1
47/6.3V
R5204
R5205
R5207
1
2
3
4
5
6
7
8
9
10 11 12 13 14 15 16
47K
6800
47K
Q5202
Z
R5206
R5279
2SD601A
C5210
C5211
15K
(DEIVE)
0.01
47/6.3V
R5275
R5276
68K
68K
C5209
C5212
C5201
0.1
0.01
0.1
C5204
C5205
0.01
0.01
C5206
R5201
Q5201
100K
1/50V
2SD601A
C5202
R5203
(DEIVE)
47/6.3V
C5207
D5201
4700
47/6.3V
MA165
C5203
C5208
0.1
L5203
0.1
33U
L5202
IC5202
33U
BA033FP-E2
C5213
10/16V
+3.3V
Z
REGULATOR
FL5201
C5241
R5235
1500P
39K
Q5207
3
2
1
3
2
2SD601A
L5220
(BUFFER)
EXCELDR25V
J5201
R5233
C5260
C5243
100/6.3V
0.1
6800
Q5208
2SB709A
R5236
(CLAMP)
300K
R5237
470
R5239
0
Z
R5238
C5256
R5202
1500
390P
G
F
H
I
J
C5130
L5107
C5115
220/6.3V
47U
220/6.3V
IC5101
3 LINE DIGITAL
MN82840
COMB FILTER
R5159
2200
R5172
15
VCO
PCO
14
100
R5106
C5127
16
V REF(H)
GND
13
15K
0.01
17
V REF(H)
FSC
12
R5107
15K
18
A/D
11
3LINE
R5178 100
19
GND
10
COM
I2C
R5179 100
FILTER
CONTROL
20
A/D
9
R5162
100
J5102
21
V REF(L)
RESET
8
H-OUTLINE
R5102
47
22
D/A
7
COMPENSATE
/DELAY
C5102
R5163
D5101
Z
23
VDD
DATA
6
0.01
24
D/A
DELAY
5
Z
25
I REF
4
26
V REF
TEST
3
27
COMP
VDD
2
VM
C5144
C5129
C5131
GENERATOR
0.01
100/6.3V
0.01
28
D/A
GND
1
Z
R5024
J5002
R5025
C5011
C5010
1K
L5002
R5027
R5026
R5215
2200
C5217
Q5205
150P
2SD601A
(INVERTER)
R5216
R5217
22K
10K
C5218
R5259
Z
680P
L5204
33U
C5263
C5268
0.1
0.1
R5208
6800
Q5203
Z
2SD601A
R5280
R5210
15K
(DEIVE)
Z
R5282
R5281
C5269
R5283
100P
1K
C5270
100P
8
7
6
5
IC5203
TC7W08F
DUAL 2 INPUT
AND GATE
FL5202
1
2
3
4
3
Z
R5284
1
L5210
1K
100U
C5244
C5245
C5264
0.1
100/6.3V
0.1
L5219
EXCELDR25V
J5202
K
L
M
N
O
REC VIDEO SIGNAL
PB VIDEO SIGNAL
1
OSD-BLANKING
2
IC5101 RESET(L)
3
3.58MHz
4
VM
5
SW+9V
6
CHROMINANCE
7
LUMINANCE
8
V-PULSE
9
UNSW+5V(P IN P)
TO TV PROCESS II
10
LUMINANCE
11
H-PULSE
12
MAIN CHROMINANCE
13
MAIN LUMINANCE/VIDEO
14
TUNER&VV(H)/LINE&DVD(L)
15
I2C SERIAL DATA
16
I2C SERIAL CLOCK
17
SW+5V(VIDEO)
18
SUB VIDEO
IC5101 3LINR DEGI COM DETAIL BLOCK DIAGRAM
15
VCO
16
V-REF(H)
17
V-REF(H)
18
19
GND
20
21
V-REF(L)
22
23
VDD
24
B
25
I-REF
26
V-REF
Z
2
1
27
COMP
B
P5201
1
GND
28
C5246
0.1
L5218
EXCELDR25V
VOLTAGE CHART
UNLESS OTHERWISE SPECIFIED:
WATTAGE OF RESISTORS IS 1/10W
VJBS3090
P
Q
R
NOTE:
FOR SCHEMATIC DIAGRAM AND CIRCUIT BOARD LAYOUT NOTES,
REFER TO BEGINNING OF SCHEMATIC SECTION.
COMPARISON CHART
OF MODELS & MARKS
MODEL
MARK
Not Used
A
PV-DF2700-K
B
Not Used
Z
PHASE COMP
14
GND
13
FSC
12
A/D
11
3 LINE
COM
10
FILTER
I2C
BUS
I/F
A/D
9
RESET(L)
8
H-OUTLINE
VM ON/OFF
COMPENSATE
D/A
7
CONTROL
/DELAY CONTROL
6
D/A
DELAY CONTROL
SCAN MODE
5
CLOCK SELECT
4
TEST MODE
3
VDD
2
VM
D/A
GND
1
GENERATOR

Advertisement

Table of Contents
loading

Table of Contents