Feature Summary - Dave Embedded Systems AXEL ULTRA Hardware Manual

Solo / dual / quad arm cortex-a9 mpcore cpu module
Hide thumbs Also See for AXEL ULTRA:
Table of Contents

Advertisement

A x e l H a r d w a r e M a n u a l
2.3

Feature Summary

Feature
CPU
Cache
RAM
Storage
Expansion bus
Tab. 3: CPU, Memories, Buses
Feature
Graphics
Controller
2D/3D Engines
Video capture
Video
processing
Coprocessors
USB
UARTs
GPIO
15/80
Specifications
NXP/Freescale i.MX6
ARM Cortex A9 MPCore™ Solo, Dual or Quad
core @ 1.2 GHz
L1: 32Kbyte instruction, 32Kbyte data
L2: Unified instruction and data, 1MByte
DDR3 SDRAM @ 533 MHz
Up to 4 GB, x64 data bus width
Flash NOR SPI (8, 16, 32, 64 MB)
Flash NAND (all sizes, on request)
One PCI Express 2.0 lane with integrated PHY
(5.0 GT/s Endpoint/Root Complex operations)
Specifications
16-/24-bit HD Display Port
1x HDMI 1.3 channel + DDC
1x TFT/RGB output port
1x MIPI DSI port
2x LVDS output ports
GPU2D cores for raster (R2D, Vivante GC320)
and vector (V2D, Vivante GC355) graphics
acceleration
GPU3D core (Vivante GC2000) for
OpenGL/OpenGL ES/OpenVG/OpenCL API
acceleration
1x 20bit video input
1x MIPI CSI port
High performance, multi-standard VPU
Up to 1080p60 H264 decode
Up to 1080p30 H264 encode
Media Processing Engine with NEON™ &
VFPv3-D32 Floating-Point Unit
1x USB OTG 2.0 with integrated PHY
1x USB Host 2.0 with integrated PHY
5x UART ports (1x full, 4x four-wires)
Up to 206 lines, shared with other functions
October, 2016
v . 1 . 0 . 5
Options
Options

Advertisement

Table of Contents
loading
Need help?

Need help?

Do you have a question about the AXEL ULTRA and is the answer not in the manual?

Questions and answers

This manual is also suitable for:

Dxud5290i

Table of Contents