Cache Chip Sockets And Jumper Locations; Jp7-Jp9 - Cache Jumper Setting - DTK PAM-0035S User Manual

P54c pci mainboard
Table of Contents

Advertisement

Hardware Configuration

2.5.3 CACHE CHIP SOCKETS AND JUMPER LOCATIONS

The diagram below describes the location of the cache chip sockets and cache
jumpers.
Fig 4 Cache Jumper and Socket Locations

2.5.4 JP7-JP9 - CACHE JUMPER SETTING

Cache memory is configured using jumpers, JP7, JP8, & JP9. The following table
summarize the possible configuration.
JP7, JP8, JP9 -- Cache Jumper Setting
Table 4: Cache Jumper Setting
9

Advertisement

Table of Contents
loading

This manual is also suitable for:

Quin-35

Table of Contents