Adau1761 - Sigmadsp Stereo, Low Power, 96 Khz, 24-Bit Audio Codec With Integrated Pll - Analog Devices EVAL-AD2428WD1BZ Manual

ADAU1761 - SigmaDSP Stereo, Low Power, 96 kHz, 24-Bit Audio Codec with Integrated PLL

The 1.2 V, 32-bit DSP core can run at frequencies of up to 294.912 MHz and execute up to 6144 instructions per
sample at the standard sample rate of 48 kHz. However, in addition to industry standard rates, a wide range of sam-
ple rates are available. The integer PLL and flexible clock generator hardware can generate up to 15 audio sample
rates simultaneously. These clock generators, along with the on board asynchronous sample rate converters (ASRCs)
and a flexible hardware audio routing matrix, make the ADAU1452 ideal audio hubs that greatly simplify the design
of complex multirate audio systems.
The ADAU1452 interfaces with a wide range of ADCs, DACs, digital audio devices, amplifiers, and control circui-
try, due to their highly configurable serial ports, S/PDIF interfaces, and multipurpose input/output pins. They can
also directly interface with PDM output MEMS microphones, thanks to integrated decimation filters specifically
designed for that purpose.
Independent slave and master I2C/SPI control ports allow the ADAU1452 not only to be programmed and config-
ured by an external master device, but also to act as masters that can program and configure external slave devices
directly. This flexibility, combined with self boot functionality, enables the design of standalone systems that do not
require any external input to operate.
The power efficient DSP core executes full programs while consuming only a few hundred milliwatts (mW) of pow-
er and can run at a maximum program load while consuming less than a watt, even in worst case temperatures ex-
ceeding 100°C. This relatively low power consumption and small footprint make the ADAU1452 ideal replace-
ments for large, general-purpose DSPs that consume more power at the same processing load.
ADAU1761 - SigmaDSP Stereo, Low Power, 96 kHz, 24-Bit Audio
Codec with Integrated PLL
The ADAU1761 is a low power, stereo audio codec with integrated digital audio processing that supports stereo 48
kHz record and playback at 14 mW from a 1.8 V analog supply. The stereo audio ADCs and DACs support sample
rates from 8 kHz to 96 kHz as well as a digital volume control.
The SigmaDSP core features 28-bit processing (56-bit double precision). The processor allows system designers to
compensate for the real-world limitations of microphones, speakers, amplifiers, and listening environments, result-
ing in a dramatic improvement in the perceived audio quality through equalization, multiband compression, limit-
ing, and third-party branded algorithms.
®
The SigmaStudio graphical development tool is used to program the ADAU1761. This software includes audio
processing blocks such as filters, dynamics processors, mixers, and low level DSP functions for fast development of
custom signal flows.
The record path includes an integrated microphone bias circuit and six inputs. The inputs can be mixed and muxed
before the ADC, or they can be configured to bypass the ADC. The ADAU1761 includes a stereo digital micro-
phone input.
The ADAU1761 includes five high power output drivers (two differential and three single-ended), supporting stereo
head-phones, an earpiece, or other output transducer. AC-coupled or capless configurations are supported. Individu-
al fine level controls are supported on all analog outputs. The output mixer stage allows for flexible routing of audio.
2 2–5
EVAL-AD2428WD1BZ A B Evaluation Board Manual