Table Of Contents - ICP DAS USA PIO-D144 Series User Manual

ГК Атлант Инжиниринг - официальный представитель в РФ и СНГ
+7(495)109-02-08 sales@bbrc.ru www.bbrc.ru
Ta ble s of Con t e n t s
1. INTRODUCTION ............................................................................................................................4
1.1 S
PECIFICATIONS
1.1.1 PIO-D144/PIO-D144U .........................................................................................................5
1.1.2 PIO-D168/PIO-D168U .........................................................................................................6
1.2 F ...................................................................................................................................7
EATURES
1.3 P C
RODUCT HECK
2. HARDWARE CONFIGURATION ................................................................................................8
2.1 B L
OARD AYOUT
2.2 I/O P L
ORT OCATION
2.3 P A
IN SSIGNMENTS
2.4 E I/O O
NABLE PERATION
2.5 D/I/O A
RCHITECTURE
2.6 I O
NTERRUPT PERATION
2.7 D B
AUGHTER OARDS
2.7.1 DB-37 ..................................................................................................................................17
2.7.2 DN-37 and DN-50 ...............................................................................................................17
2.7.3 DB-8125 ..............................................................................................................................18
2.7.4 ADP-37/PCI & ADP-50/PCI...............................................................................................18
2.7.5 DB-24P, DB-24PD Isolated Input Board............................................................................19
2.7.6 DB-24R, DB-24RD Relay Board.........................................................................................20
2.7.7 DB-24PR, DB-24POR, DB-24C..........................................................................................21
2.7.8 Daughter Board Comparison Table....................................................................................22
3. I/O CONTROL REGISTER.........................................................................................................23
3.1 H F I/O A
OW TO IND THE
3.2 T A
HE SSIGNMENT OF
3.3 T I/O A M
HE DDRESS
3.3.1 RESET\ Control Register.....................................................................................................29
3.3.2 AUX Control Register..........................................................................................................29
3.3.3 AUX Data Register ..............................................................................................................29
3.3.4 INT Mask Control Register .................................................................................................30
3.3.5 Aux Status Register..............................................................................................................30
3.3.6 Interrupt Polarity Control Register.....................................................................................31
PIO-D144/D168 Series User's Manual (Ver.3.0, Nov. 2010, PMH-009-30)
..........................................................................................................................5
L ................................................................................................................7
IST
..........................................................................................................................8
....................................................................................................................9
.....................................................................................................................10
...........................................................................................................13
...............................................................................................................14
.............................................................................................................15
.................................................................................................................17
......................................................................................................23
DDRESS
I/O A ..............................................................................................26
DDRESSES
....................................................................................................................28
AP
2