Infineon GPT12 Timer Concatenation 1 Manual page 3

Timer concatenation of gpt12, aurix tc2xx microcontroller training

Hide thumbs Also See for GPT12 Timer Concatenation 1:

Introduction

›

The General Purpose Timer Unit GPT12 is divided into two GPT blocks

(GPT1 and GPT2).

›

The GPT12 unit incorporates five 16-bit timers which may operate

independently in several different modes.

›

Block GPT2 contains two timers/counter: the core timer T6 and one auxiliary

timer T5.

›

Both timers of block GPT2 can run in Timer Mode, Gated Timer Mode or

Counter Mode.

›

An additional Capture/Reload register (CAPREL) supports also capture and

reload operation.

›

The timer T5 in Counter Mode and the timer T6 in Timer Mode are used

together in this example.

2019-10-17