Minipci-Express Slot - Seco Qseven CQ7-A42 User Manual

3.3.11 miniPCI-express slot

miniPCI-e Slot - CN6
Pin Signal Pin
1 PCIE_WAKE#
3 N.C.
5 N.C.
7 PCIE0_CLOCK_REQUEST#
9 GND
11 PCIE0_CLK-
13 PCIE0_CLK+
15 GND
17 N.C.
19 N.C.
21 GND
23 PCIE0_RX-
25 PCIE0_RX+
27 GND
29 GND
31 PCIE0_TX-
33 PCIE0_TX+
35 GND
37 GND
39 +3.3V_A
41 +3.3V_A
43 N.C.
45 N.C.
47 N.C.
49 N.C.
51 N.C.
CQ7-A42
CQ7-A42 - Rev. First Edition: 1.0 - Last Edition: 2.0 - Author: S.B. - Reviewed by G.G. Copyright © 2016 SECO S.r.l.
Signal
2 +3.3V_A
4 GND
6 +1.5V_S
8 UIM_PWR
10 UIM_DATA
12 UIM_CLK
14 UIM_RESET
16 UIM_SPU
18 GND
20 N.C.
22 PCIE_RST#
24 +3.3V_A
26 GND
28 +1.5V_S
30 SMB_CLK
32 SMB_DAT
34 GND
36 USB_PCIE-
38 USB_PCIE+
40 GND
42 N.C.
44 N.C.
46 N.C.
48 +1.5V_S
50 GND
52 +3.3V_A
To add communications functionality, or other features not
already available, it is possible to use Half-/ Full-size mini-PCI
Express cards, using the dedicate connector, CN6, which is a
standard 52pin miniPCI Express connector, type TE 1775861-4
or equivalent, H=4.0mm, with the pinout shown in the table on
the left.
CQ7-A42 carrier board allows inserting both Half-mini and Full-
mini PCI express cards. Support for both form factors is ensured
by the possibility, for the customer, of moving the mechanical latch in the position necessary
to support Half-miniPCI-e cards or Full-miniPCI-e cards.
On the slot are also available the signals for interfacing to miniSIM cards, so that it is possible
to use miniPCI Express modems.
Signals carried to miniPCI-express slot are the following:
PCIE0_TX+/PCIE0_TX-: PCI Express lane #0, Transmitting Output Differential pair.
PCIE0_RX+/PCIE0_RX-: PCI Express lane #0, Receiving Input Differential pair.
PCIE0_CLK+ / PCIE0_CLK-: PCI Express Reference Clock for lane #2, Differential Pair.
PCIE_WAKE#: Board's Wake Input, it must be externally driven by the miniPCI-e module
inserted in the slot when it requires waking up the system.
PCIE_RST#: Reset Signal that is sent from Qseven
the board (i.e. the optional additional GbE controller) and on the miniPCI-e module. It is a 3.3V
active-low signal.
PCIE0_CLOCK_REQUEST# PCI Express Clock Request Input. This signal shall be driven
correctly by any module inserted in the miniPCI express slot, in order to ensure that the PCI-e
clock buffer available on the carrier board makes available the reference clock for the miniPCI-
e slot.
SMB_CLK: SM Bus control clock line for System Management, managed by the Qseven
module.
SMB_DATA: SM Bus control data line for System Management, managed by the Qseven
module.
USB_PCIE+ / USB_PCIE-: USB Port #1 differential pair, switched to the miniPCI-e slot by
®
module to all PCI-e devices available on
®
®
38