Download Print this page

Test Of Extension File Register (Random Write) (Command: 19) - Mitsubishi MELSEC Q Series Reference Manual

With melsec communication protocol
Hide thumbs Also See for MELSEC Q Series:

Advertisement

6.4.8 Test of extension file register (random write) (command: 19)

[Control procedure]
(Data name)
External device
side
(Example)
(Data name)
Programmable controller CPU side
(Example)
(Data name)
External device
side
(Example)
H
1
9
F
31
39
46
H
H
6 - 54
The examples shown in this section explain the command/response format when
writing data by designating extension file registers at random.
For more details on the order and contents of data items of the areas marked by " "
shown in the control procedure diagram, refer to Section 6.1.
Writing data to R26 in block No.2 and R19 in block No. 3 of the programmable
controller CPU on which the E71 is loaded.
(1) Communication in binary code
Device No.
L H
L
-
19
FF
0A
00
02
00
1A
00
00
H
H
H
H
H
H
H
H
Writes data (1234
) to R26 in block No.2
H
Writes data (0109
) to R19 in block No.3
H
(2) Communication in ASCII code
L
H
-
-
L
H
L
F
0
0
0
A
0
2
0
46
30
30
30
41
30
32
30
H
H
H
H
H
H
H
H
H
H
-
-
0
0
0
30
30
30
33
H
H
H
(Data name)
Programmable controller CPU side
(Example)
6 WHEN COMMUNICATING USING THE A COMPATIBLE 1E FRAMES
Device No.
-
-
-
H
L
H L H
L
-
00
20
52
02
00
34
12
13
00
H
H
H
H
H
H
H
H
H
H
H
-
-
L
H
-
-
-
0
0
0
0
2
5
2
2
0
30
30
30
30
32
35
32
32
30
H
H
H
H
H
H
H
H
Writes data (1234
Device No.
L
H
-
-
-
-
-
-
-
3
5
2
2
0
0
0
0
0
35
32
32
30
30
30
30
30
H
H
H
H
H
H
H
H
Writes data (0109
) to R19 in block No.3
H
-
-
-
H L
H L H
00
00
20
52
03
00
09
01
H
H
H
H
H
H
H
H
Device No.
-
-
-
-
-
-
-
L
0
0
0
0
0
0
1
A
30
30
30
30
30
30
31
41
H
H
H
H
H
H
H
H
H
) to R26 in block No.2
H
-
-
-
L
H
-
-
L
0
0
1
3
0
1
0
9
30
30
31
33
30
31
30
39
H
H
H
H
H
H
H
H
H
99
00
H
H
H
-
-
L
1
2
3
4
31
32
33
34
H
H
H
H
H
L
9
9
0
0
39
39
30
30
H
H
H
H
6 - 54

Hide quick links:

Advertisement

loading