IBM 5100 Maintenance Information Manual page 354

Hide thumbs Also See for 5100:
Table of Contents

Advertisement

Mnemonics
, f -
This chart gives the microinstruction mnemonics in
alphabetical order, the meaning of the mnemonic, the
"'-
corresponding op code, the modifier (if any). and the
type of microinstruction.
Mnemonic
Microinstruction Name
Op Code
Modifier
Microinstruction Type
/
!
ADD
Add
0
8
Arithmetic reg
"--/
ADDI
Add immediate
A
Arithmetic reg
ADDS1
Add special 1
0
A
Arithmetic reg
ADDS2
Add special 2
0
B
Arithmetic reg
AND
And
0
5
Logical reg
~
CLRI
Clear immediate
9
Logical reg
'-.
. j
CTL
Control
1
I/O
EMIT
Emit byte
8
Logical reg
GETA
Get
a
F
I/O
GETB
Get byte
E
SM!
I/O
GETR
Get to register
a
E
I/O
GETRB
Get byte to register
E
SM!
I/O
HTL
High to low
a
C
Register
JALL
Jump all ones
C
4
Jump
JALLM
Jump all masked
C
5
Jump
JEQ
Jump equal
C
2
Jump
JHAM
Jump high all masked
C
7
Jump
(~
JHE
Jump high or equal
C
9
Jump
\
..
~
JHI
Jump high
C
8
Jump
JHL
Jump high or low (not equal)
C
A
Jump
JHSNM
Jump high some bit not masked
C
F
Jump
JLE
Jump low or equal
C
a
Jump
JLO
Jump low
C
1
Jump
JNO
Jump no ones
C
3
Jump
JNOM
Jump no ones masked
C
6
Jump
JSB
Jump some bits
C
B
Jump
JSM
Jump some masked
C
E
Jump
JSN
Jump some not ones
C
C
Jump
JSNM
Jump some not masked
C
D
Jump
/
LDBI
Load byte indirect
2
6
Ml
Fetch and store
LDHD
Load halfword direct
2
2
Fetch and store
LDHI
Load halfword indirect
2
D
Fetch and store
LTH
Low to high
a
D
Register
MOVE
Move register
a
4
Register
MVM1
Move minus 1
a
1
Register
~-
MVM2
Move minus 2
a
a
Register
! See the description of
Microinstructions
in this section.
'"
2
Direct means that the read/write storage address is in the microinstruction itself and indirect
(
'/
means that the read/write storage address is in a register.
C-2.

Hide quick links:

Advertisement

Table of Contents
loading

Table of Contents