Table of Contents
Advertisement
Tests and Subtests
Errors.
Test 3 can return the following errors:
No Parity Interrupt at location x.
BSR incorrect after parity error at location x,
BSR0=x.
BSRl=x.
No Parity Interrupt during execution test-User mode.
No Parity Interrupt during execution test-Supervisor mode.
BSR incorrect after parity error during execution.
BSR0=x.
BSRl=x.
Test Output
Output for a run of the parity test for a 512 kbyte memory is as
follows:
PARITY TEST
PARITY TEST - SUBTEST 1 WRITE/READ TEST
Reached Address 20000
Reached Address 30000
Reached Address 40000
Reached Address 50000
Reached Address 60000
Reached Address 70000
PARITY TEST - SUBTEST 2 EXECUTION TEST
TEST 4:
CLOCK TEST (c)
The clock test verifies that the three clocks contained in the
Computer are working correctly.
1.
Test timer 0.
2.
Test timer 1 and Counter 2.
3.
Test timer 0 and 8259A.
Subtest 1 verifies that timer 0 (programmable timer) causes
interrupts.
This subtest operates as follows:
1.
Program the timer.
2.
Take one interrupt from timer 0.
Subtest 2 verifies timer 1 (60-Hz clock) and Counter 2 (tick
The subtests are
Advertisement
Table of Contents
