Denon DN-V1700 Service Manual page 23

Network audio video player
Hide thumbs Also See for DN-V1700:
Table of Contents

Advertisement

ICS2008BY-10 (IC501)
44 43 42 41 40 39
LTCOUT
1
LFC
2
XTAL2
3
XTAL1
4
AVDD
5
AVSS
6
COUT
7
YOUT
8
C2
9
Y2
10
C1
11
12 13 14 15 16 17 18 19 20 21 22
ICS2008BY Terminal Function
Pin
Pin Name
Type
No.
12, 10
Y1, Y2
AI
11, 9
C1, C2
AI
15
DTHRESH
AI
13
STHRESH
AI
14
CTHRESH
AI
8
Y OUT
AO Video output. This is also the Y (Luma) output in S-Video mode.
7
C OUT
AO C (Chroma) output for S-VHS and HI-8 systems.
41
FRAME
AI
42
CLICK
AI
44
LTCIN+
AI
43
LTCIN
AI
1
LTCOUT
AO SMPTE LTC output
20
LRCLK
O
22
VITCOUT
O
21
VITCGATE
O
18
TxD
O
16
RxD
I
17
CTS*
I
19
RTS*
O
4
XTAL1
I
3
XTAL2
O
2
LFC
AI
24, 23
A1-A0
I
27
IOR*
I
30
IOW*
I
25
SMPTECS*
I
26
UARTCS*
I
40
RESET
I
38, 31
D7-D0
I/O
39
INTR
O
5
AVDD
P
6
AVSS
P
29
VDD
P
28
VSS
P
38
37
36
35
34
D2
33
D1
32
D0
31
IOW*
30
VDD
29
VSS
28
IOR*
27
UARTCS*
26
SM PTEC*
25
A1
24
A0
23
Video inputs from camera or other source. NOTE: This is also the Y (Luma) input for S-VHS
and HI-8 systems.
C (Chroma) inputs for S-VHS and HI-8 systems. In NTSC systems, this pin should be tied to
its respective Y input.
Data Threshold bypass input.
SYNC Threshold bypass input.
Clamp Threshold bypass input.
Color Frame A/B input. This input is self biased (See Applications).
LTC SYNC input. This input is self biased (See Applications).
SMPTE LTC input+. This input is self biased (See Applications).
SMPTE LTC input . This input is self biased (See Applications).
SMPTE LTC receive clock output.
SMPTE VITC output to video mixer circuit.
VITC gate indicates VITC code is being output for video overlay.
UART Transmit data
UART Receive data
Clear to Send
Ready to Send
14.318 MHz crystal input.
14.318 MHz crystal oscillator output.
Tie to +5 VDC
Address bus
Read Enable (active low)
Write Enable (active low)
SMPTE port chip select (active low)
UART chip select (active low)
Master reset (active high)
Bi-directional data bus
Interrupt Request (active high)
Analog VDD
Analog Ground
Digital VDD
Digital
Video
Inputs
VITC
Receiver
LTC
LTC
Receiver
Input
Processor
Processor
Interface
Bus
Description
DN-V1700
VITC
Video
Generator
Output
Video
Output
Video
Timing &
Character
Generator
LTC
Generator
LTC Output
Interrupt
Timer
UART
TxD, RxD
CTS, RTS
23

Advertisement

Table of Contents
loading

Table of Contents