Siemens Simatic S7-1500 CPU 1512C-1 PN User Manual page 140

Hide thumbs Also See for Simatic S7-1500 CPU 1512C-1 PN:
Table of Contents

Advertisement

Interrupts/diagnostics alarms
6.2 Interrupts and diagnostics
Hardware interrupts when using the high-speed counters
Table 6- 15
Hardware interrupts and their meaning
Hardware interrupt
Opening of the internal gate (gate start)
Closing of the internal gate (gate stop)
Overflow (high counting limit violated)
Underflow (low counting limit violated)
Comparison event for DQ0 occurred
Comparison event for DQ1 occurred
Zero crossing
New Capture value present
Synchronization of the counter by an exter-
nal signal
Direction reversal
2)
Can only be set in counting mode
1)
Feedback bit STS_DIR is preset to "0". When the first count value or position value change occurs in the reverse direc-
2)
tion directly after switching on the digital on-board I/O, a hardware interrupt is not triggered.
140
Event type
number
1
2
3
4
5
6
7
8
1)
9
10
Meaning
When the internal gate is opened, the technology function
triggers a hardware interrupt in the CPU.
When the internal gate is closed, the technology functions
trigger a hardware interrupt in the CPU.
When the count value exceeds the high counting limit, the
technology function triggers a hardware interrupt in the
CPU.
When the count value falls below the low counting limit, the
technology function triggers a hardware interrupt in the
CPU.
When a comparison event for DQ0 occurs due to the se-
lected comparison condition, the technology function trig-
gers a hardware interrupt in the CPU.
When the change of the count value for an incremental or
pulse encoder was not caused by a count pulse, the tech-
nology function does not trigger a hardware interrupt.
When a comparison event for DQ1 occurs due to the se-
lected comparison condition, the technology function trig-
gers a hardware interrupt in the CPU.
When the change of the count value for an incremental or
pulse encoder was not caused by a count pulse, the tech-
nology function does not trigger a hardware interrupt.
At a zero crossing of the counter or position value, the
technology function triggers a hardware interrupt in the
CPU.
When the current counter or position value is saved as a
Capture value, the technology function triggers a hardware
interrupt in the CPU.
At the synchronization of the counter by an N signal or
edge at DI, the technology function triggers a hardware
interrupt in the CPU.
When the count value or position value changes direction,
the technology function triggers a hardware interrupt in the
CPU.
CPU 1512C-1 PN (6ES7512-1CK01-0AB0)
Manual, 12/2017, A5E40898741-AA

Hide quick links:

Advertisement

Table of Contents
loading

Table of Contents