Zynq Ultrascale+ Rfsoc Overview - Zynq UltraScale+ User Manual

Zynq UltraScale+ RFSoC Overview

The Zynq UltraScale+ RFSoC family integrates the key subsystems required to implement a
complete software-defined radio including direct RF sampling data converters, enabling
CPRI and Gigabit Ethernet-to-RF on a single, highly programmable SoC.
Each RFSoC offers multiple RF-sampling analog-to-digital (RF-ADC) and RF-sampling
digital-to-analog (RF-DAC) data converters. The RF-ADC supports a maximum sample rate
of 4 GSPS with dynamic range and has a signal bandwidth of up to 4 GHz. The RF-DAC can
clock at up to 6.554 GSPS with an output signal bandwidth of greater than 4 GHz. The RF
data converters also include power efficient digital down converters (DDCs) and digital up
converters (DUCs) that include programmable interpolation, decimation rates, a
numerically controlled oscillator (NCO), and a complex mixer. The DDCs and DUCs can also
support multi-band operation.
RFSoC RF Data Converter.
X-Ref Target - Figure 1-1
Zynq UltraScale+ RFSoC
Processing System
Quad ARM Cortex-A53
Dual ARM Cortex-R5
Programmable
GTY Serial
Transceivers
Figure 1-1: Zynq UltraScale+ RFSoC RF Data Converter in RFSoC
RFSoC Data Converter Evaluation Tool User Guide
UG1287 (v2018.2) October 1, 2018
Figure 1-1
AXI4-Stream
AXI4-Stream
AXI4-Lite
Logic
AXI4-Stream
AXI4-Stream
www.xilinx.com
shows the block diagram of the Zynq UltraScale+
Data Converter IP Core
DUC
DAC
DUC
DAC
Control and
Configuration
DDC
ADC
DDC
ADC
Chapter 1: Introduction
8 TX Channels
8 RX Channels
X21232-092118
7
Send Feedback