Table of Contents

Advertisement

Quick Links

®
IDT
89EB-LOGAN-19
Evaluation Board Manual
(Evaluation Board: 18-692-000)
February 2011
6024 Silver Creek Valley Road, San Jose, California 95138
Telephone: (800) 345-7015 • (408) 284-8200 • FAX: (408) 284-2775
Printed in U.S.A.
©2011 Integrated Device Technology, Inc.

Advertisement

Chapters

Table of Contents
loading
Need help?

Need help?

Do you have a question about the 89EB-LOGAN-19 and is the answer not in the manual?

Questions and answers

Summary of Contents for IDT 89EB-LOGAN-19

  • Page 1 ® 89EB-LOGAN-19 ™ Evaluation Board Manual (Evaluation Board: 18-692-000) February 2011 6024 Silver Creek Valley Road, San Jose, California 95138 Telephone: (800) 345-7015 • (408) 284-8200 • FAX: (408) 284-2775 Printed in U.S.A. ©2011 Integrated Device Technology, Inc.
  • Page 2 Integrated Device Technology, Inc. reserves the right to make changes to its products or specifications at any time, without notice, in order to improve design or performance and to supply the best possible product. IDT does not assume any responsibility for use of any circuitry described other than the circuitry embodied in an IDT product. The Company makes no representations that circuitry described herein is free from patent infringement or other rights of third parties which may result from its use.
  • Page 3: Table Of Contents

    SMBus Master Interface ....................... 2-12 JTAG Header ..........................2-12 PCI Express Connectors....................... 2-13 EB-LOGAN-19 Board Figure ......................2-15 Software for the EB-LOGAN-19 Eval Board Introduction ............................. 3-1 Device Management Software......................3-1 Device Drivers..........................3-1 Schematics Schematics ............................. 4-1 89EB-LOGAN-19 Evaluation Board February 16, 2011...
  • Page 4 IDT Table of Contents Notes 89EB-LOGAN-19 Evaluation Board February 16, 2011...
  • Page 5 Table 2.14 Slave SMBus Interface Connector ..................2-11 Table 2.15 SMBus Slave Interface Address Configuration ..............2-12 Table 2.16 JTAG Connector Pin Out ....................2-12 Table 2.17 PCI Express x8 Connector Pinout ..................2-13 89EB-LOGAN-19 Evaluation Board February 16, 2011...
  • Page 6 IDT List of Tables Notes 89EB-LOGAN-19 Evaluation Board February 16, 2011...
  • Page 7 Figure 2.5 EB-LOGAN-19 Evaluation Main Board ................2-3 Figure 2.6 12PACK PCIe Slots Breakout Daughter Board ..............2-4 Figure 2.7 Differential Jumper Arrangement ..................2-4 Figure 2.8 Reference Clock Configuration ..................2-5 Figure 2.9 EB24NT24G2 Evaluation Board ..................2-15 89EB-LOGAN-19 Evaluation Board February 16, 2011...
  • Page 8 IDT List of Figures Notes 89EB-LOGAN-19 Evaluation Board February 16, 2011...
  • Page 9: Introduction

    SAS or SATA cables and a different board with PCIe slots known as the 12-PACK board (provided by IDT). Given that majority of the hosts / servers offer PCIe standard slots, IDT provides the necessary adapter cards that may be plugged into these host / server slots as well as the cables that connect such adapters to the daughter cards which in turn are plugged into the main evaluation board on which the IDT PCIe switch device is populated.
  • Page 10: Board Features

    IDT Description of the EB-LOGAN-19 Evaluation Board Board Features Notes Hardware PES24NT24G2 PCIe 24-port switch – Twenty four ports (each x1) - for port 8 and higher, adjacent ports may be combined to create x2, x4 or x8 ports – PCIe Base Specification Revision 2.1 compliant (Gen2 SerDes speeds of 5 GT/S) –...
  • Page 11 IDT Description of the EB-LOGAN-19 Evaluation Board Notes April 23, 2010: Updated Schematics in Chapter 4. February 16, 2011: Changed default settings from Off to On in Tables 2.3 and 2.4. 89EB-LOGAN-19 Evaluation Board 1 - 3 February 16, 2011...
  • Page 12 IDT Description of the EB-LOGAN-19 Evaluation Board Notes 89EB-LOGAN-19 Evaluation Board 1 - 4 February 16, 2011...
  • Page 13: Installation Of The Eb-Logan-19 Evaluation Board

    The EB-LOGAN-19 board is typically shipped with all jumpers and switches configured to their default settings. In most cases, the board does not require further modification or setup however please visit IDT website and fill out the Technical Support Request form at http://www.idt.com/?app=TechSupport for other configurations.
  • Page 14 IDT Installation of the EB-LOGAN-19 Evaluation Board Notes Pictured in Figure 2.2 is the mini-SAS Mezzanine card which consists of two iSAS and two SATA connectors. Each iSAS connector supports up to PCI Express x4 width and the SATA connectors are used for clock and reset signals of each x4 or less stack/port.
  • Page 15: Hardware Description

    IDT Installation of the EB-LOGAN-19 Evaluation Board Notes Figure 2.4 PCIe x1 Edge-to-SATA Adapter Hardware Description The PES24NT24G2 is a 24-lane, 24-port PCI Express® switch. It is a peripheral chip that performs PCI Express based switching with a feature set optimized for high performance applications such as servers and storage.
  • Page 16: Reference Clocks

    IDT Installation of the EB-LOGAN-19 Evaluation Board Notes 8-P IN EPS 12V 8-P IN EPS 12V 24-PIN ATX 24-PIN ATX +3.3 +3.3 clk[0:11] clk[0:11] 1:12 1:12 On-Board On-Board Clock Gen Clock Gen Buffer Buffer SATA SATA Data Data Data Data...
  • Page 17: Table 2.3 Global Reference Input Clock Frequency Select

    IDT Installation of the EB-LOGAN-19 Evaluation Board Notes Figure 2.8 Reference Clock Configuration By default the clock buffer derives its clock from a common source. The common source can be the host system’s reference clock, the onboard clock generator, or SATA connector (J8). See Table 2.2.
  • Page 18: Local Port Input Clocks

    IDT Installation of the EB-LOGAN-19 Evaluation Board Notes Onboard Clock Frequency Switch - S10[1] S10[1] Clock Frequency 100 MHz (Default) 125 MHz Table 2.4 Onboard Clock Generator Frequency Select The output of the onboard clock generator is accessible through two yellow colored loop connectors located on the Evaluation Board.
  • Page 19: Power Sources

    IDT Installation of the EB-LOGAN-19 Evaluation Board Notes Slot/Port # Header Selection [1-3 / 2-4] From Clock Buffer (default) [3-5 / 4-6] SATA (J36) [1-3 / 2-4] Onboard Clock Generator (U120) [3-5 / 4-6] From Clock Buffer (default) [7-9 / 8-10] To P16CLK Clock Header (J15)
  • Page 20: Pci Express Analog Power Voltage Regulator

    IDT Installation of the EB-LOGAN-19 Evaluation Board Notes Signal Signal PWR_OK 5VSB +12V3 +12V3 +3.3V Table 2.9 EPS12V 24-pin Power Connector - J6 (Part 2 of 2) Signal Signal +12V1 +12V1 +12V2 +12V2 Table 2.10 EPS12V 8-Pin Connector - J5 The power on switch located at S1 can be used to control the supply power from the external power supply connector.
  • Page 21: Reset

    IDT Installation of the EB-LOGAN-19 Evaluation Board Reset Notes The PES24NT24G2 supports two types of reset mechanisms as described in the PCI Express specifica- tion: – Fundamental Reset: This is a system-generated reset that propagates along the PCI Express tree through a single side-band signal PERST# which is connected to the Root Complex, the PES24NT24G2, and the endpoints.
  • Page 22: Boot Configuration Vector

    IDT Installation of the EB-LOGAN-19 Evaluation Board Notes Ports Associated with the Stack Stack Stack 0 0, 1, 2, 3 Stack 1 4, 5, 6, 7 Stack 2 8, 9, 10, 11, 12, 13, 14, 15 Stack 3 16, 17, 18, 19, 20, 21, 22, 23 Table 2.11 Ports in Each Stack...
  • Page 23: Smbus Interfaces

    IDT Installation of the EB-LOGAN-19 Evaluation Board Notes Location Signal Default SW8[3] STK2CFG[2] SW8[4] STK2CFG[3] SW8[5] STK2CFG[4] SW9[1] STK3CFG[0] SW9[2] STK3CFG[1] SW9[3] STK3CFG[2] SW9[4] STK3CFG[3] SW9[5] STK3CFG[4] SW10[2] GCLKFSEL SW10[4] RSTHALT SW10[5] SSMBADDR[2] SW10[6] SSMBADDR[1] SW10[7] CLKMODE[1] SW10[8] CLKMODE[0] Table 2.13 Boot Configuration Vector Switches S5, SW8 - SW10 (Part 2 of 2)
  • Page 24: Smbus Master Interface

    IDT Installation of the EB-LOGAN-19 Evaluation Board Notes Slave Interface Address Configuration Address Bit Signal SSMBUSADDR[1] SSMBUSADDR[2] Table 2.15 SMBus Slave Interface Address Configuration The slave SMBus interface responds to the following SMBus transactions initiated by an SMBus master. Initiation of any SMBus transaction other than those listed above produces undefined results. See the SMBus 2.0 specification for a detailed description of the following transactions:...
  • Page 25: Pci Express Connectors

    IDT Installation of the EB-LOGAN-19 Evaluation Board PCI Express Connectors Notes Side A Side B +12V 12V power PRSNT1# Hot-Plug presence detect +12V 12V power +12V 12V power RSVD Reserved +12V 12V power Ground Ground SMCLK SMBus clock JTAG2 TCK (Test Clock) JTAG i/f clk i/p...
  • Page 26 IDT Installation of the EB-LOGAN-19 Evaluation Board Notes Side A Side B PETn4 pair, Lane 4 Ground Ground PERp4 Receiver differential Ground PERn4 pair, Lane 4 PETp5 Transmitter differential Ground PETn5 pair, Lane 5 Ground Ground PERp5 Receiver differential Ground...
  • Page 27: Eb-Logan-19 Board Figure

    IDT Installation of the EB-LOGAN-19 Evaluation Board EB-LOGAN-19 Board Figure Notes Figure 2.9 EB24NT24G2 Evaluation Board 89EB-LOGAN-19 Evaluation Board 2 - 15 February 16, 2011...
  • Page 28 IDT Installation of the EB-LOGAN-19 Evaluation Board Notes 89EB-LOGAN-19 Evaluation Board 2 - 16 February 16, 2011...
  • Page 29: Introduction

    PCIe parts from IDT. Once users are familiar with the GUI, they will be able to use the same GUI on all PCIe parts from IDT. This software is customized for each device through an XML device description file which includes information on the number of ports, registers, types of registers, information on bit-fields within each register, etc.
  • Page 30 IDT Software for the EB-LOGAN-19 Eval Board Notes 89EB-LOGAN-19 Evaluation Board 3 - 2 February 16, 2011...
  • Page 31: Schematics

    Chapter 4 Schematics ® Schematics Notes 89EB-LOGAN-19 Evaluation Board 4 - 1 February 16, 2011...
  • Page 32 REVISIONS DESCRIPTION DATE CHANGE BY INITIAL RELEASE 2009-12-05 T. TRAN TITLE PAGE / TABLE OF CONTENTS SAS CONNECTOR PORTS POWER REGULATOR - VDDIO MEZZANINE CONNECTOR PORTS 8, 12 POWER REGULATOR - VDDCORE MEZZANINE CONNECTOR PORTS 16, 20 POWER REGULATOR - VDDPEA 24NT24AG2 - SERDES POWER REGULATOR - VDDPEHA 24NT24AG2 - CLK, CONFIG, GPIO...
  • Page 33 MOLEX_IPASS_36 MOLEX_IPASS_36 GND1 GND7 GND1 GND7 PE00RP0 0.1UF PE00TP0 PE04RP0 0.1UF PE04TP0 RX0P TX0P RX0P TX0P PE00RN0 PE00TN0 PE04RN0 PE04TN0 0.1UF 0.1UF RX0N TX0N RX0N TX0N GND2 GND8 GND2 GND8 PE01RP0 0.1UF PE01TP0 PE05RP0 0.1UF PE05TP0 RX1P TX1P RX1P TX1P PE01RN0 0.1UF PE01TN0...
  • Page 34 S8_3VAUX S12_3VAUX S8_12V S8_3V S12_12V S12_3V 470-1075-600 (1 of 2) 470-1075-600 (2 of 2) Wafer 0 Wafer 5 PE15TN0 PE10TN0 PE15TP0 PE10TP0 PE15RN0 PE10RN0 PE15RP0 PE10RP0 P12_PDN STK2CFG1 Wafer 1 Wafer 6 PE14TN0 PE09TN0 PE14TP0 PE09TP0 PE14RN0 PE09RN0 PE14RP0 PE09RP0 STK2CFG1 &...
  • Page 35 S16_3VAUX S20_3VAUX S16_12V S16_3V S20_12V S20_3V 470-1075-600 (1 of 2) 470-1075-600 (2 of 2) Wafer 0 Wafer 5 PE23TN0 PE18TN0 PE23TP0 PE18TP0 PE23RN0 PE18RN0 PE23RP0 PE18RP0 P20_PDN STK3CFG1 Wafer 1 Wafer 6 PE22TN0 PE17TN0 PE22TP0 PE17TP0 PE22RN0 PE17RN0 PE22RP0 PE17RP0 STK3CFG1 &...
  • Page 36 89HPES24NT24G2 (3/8) 89HPES24NT24G2 (5/8) PE00RP0 PE00TP0 PE16RP0 PE16TP0 PE00RP0 PE00TP0 PE16RP0 PE16TP0 PE00RN0 PE00TN0 PE16RN0 PE16TN0 PE00RN0 PE00TN0 PE16RN0 PE16TN0 PE01RP0 PE01TP0 PE17RP0 PE17TP0 PE01RP0 PE01TP0 PE17RP0 PE17TP0 PE01RN0 PE01TN0 PE17RN0 PE17TN0 PE01RN0 PE01TN0 PE17RN0 PE17TN0 PE02RP0 PE02TP0 PE18RP0 PE18TP0 PE02RP0 PE02TP0 PE18RP0...
  • Page 37: 24Nt24Ag2 - Clk, Config, Gpio

    89HPES24NT24G2 (1/8) P08CLKP GCLK1P GCLKP0 P08CLKP P08CLKN GCLK1N GCLKN0 P08CLKN P16CLKP GCLK0P GCLKP1 P16CLKP P16CLKN GCLK0N GCLKN1 P16CLKN DUT RESET GCLKFSEL GCLKFSEL HDR_2x6 MAIN_RSTN PERSTN PERSTN SLOT_HDR_RSTN8 SLOT_HDR_RSTN12 RSTHALT RSTHALT SLOT_HDR_RSTN16 SLOT_HDR_RSTN20 STK2CFG4 STK2CFG0 STK2CFG3 STK2CFG1 STK2CFG2 VERT-TH J118 2.54MM STK2CFG2 NO-SHROUD STK2CFG1...
  • Page 38 +1V0_CORE 0.1UF 0.1UF 0.1UF 0.1UF CP10 +12V3_PS +5V0_PS LABEL: FAN LABEL: 12V/5V +1V0_PEA +1V0_CORE +3V3_IO 0.1UF 0.1UF 0.1UF 0.1UF 89HPES24NT24G2 (8/8) VSS1 VSS44 VSS2 VSS45 89HPES24NT24G2 (6/8) VSS3 VSS46 VDDCORE1 VDDIO1 VSS4 VSS47 VDDCORE2 VDDIO2 VSS5 VSS48 VDDCORE3 VDDIO3 VSS6 VSS49 VDDCORE4 VDDIO4...
  • Page 39: Ioexpander

    +3V3 +3V3 PLACE RESISTORS ON CLOSE AND ON SAME SIDE OF BOARD +3V3 MAX7311AUG MAX7311AUG PLACE RESISTORS ON CLOSE AND P0_APN P2_APN ON SAME SIDE OF BOARD P0_PDN P2_PDN 29 37 29 37 P0_PFN P2_PFN 30 37 30 37 P0_PWRGDN 2.7K P2_PWRGDN 30 37...
  • Page 40: Ioexpander

    +3V3 +3V3 PLACE RESISTORS ON CLOSE AND PLACE RESISTORS ON CLOSE AND ON SAME SIDE OF BOARD ON SAME SIDE OF BOARD +3V3 +3V3 MAX7311AUG MAX7311AUG P1_APN P10_APN P1_PDN P10_PDN 29 37 29 37 P1_PFN P10_PFN 30 37 30 37 P1_PWRGDN 2.7K P10_PWRGDN...
  • Page 41: Ioexpander

    +3V3 +3V3 PLACE RESISTORS ON CLOSE AND ON SAME SIDE OF BOARD +3V3 PLACE RESISTORS ON CLOSE AND MAX7311AUG MAX7311AUG ON SAME SIDE OF BOARD P9_APN P17_APN P9_PDN P17_PDN 29 37 29 37 R107 P9_PFN R119 P17_PFN 30 37 30 37 R108 P9_PWRGDN 2.7K...
  • Page 42: Ioexpander

    +3V3 +3V3 PLACE RESISTORS ON CLOSE AND PLACE RESISTORS ON CLOSE AND ON SAME SIDE OF BOARD ON SAME SIDE OF BOARD +3V3 +3V3 MAX7311AUG MAX7311AUG P0_MRLN P0_ILOCKST P1_MRLN P2_ILOCKST R1148 P2_MRLN R1160 P4_ILOCKST R1149 P3_MRLN 2.7K R1161 P6_ILOCKST P4_MRLN P8_ILOCKST 2.7K R1150...
  • Page 43 +3V3 +3V3 PLACE RESISTORS ON CLOSE AND ON SAME SIDE OF BOARD PLACE RESISTORS ON CLOSE AND MAX7311AUG MAX7311AUG ON SAME SIDE OF BOARD P9_ILOCKST P0_ACTIVEN P11_ILOCKST P1_ACTIVEN R1124 P13_ILOCKST R1136 P2_ACTIVEN R1125 P15_ILOCKST R1137 P3_ACTIVEN P17_ILOCKST P4_ACTIVEN R1126 R1138 P19_ILOCKST P5_ACTIVEN P21_ILOCKST...
  • Page 44 +3V3 PLACE RESISTORS ON CLOSE AND ON SAME SIDE OF BOARD MAX7311AUG P0_RSTN 8 16 32 P2_RSTN 8 16 32 R131 P4_RSTN 8 16 32 R132 P6_RSTN 8 16 32 P8_RSTN R133 8 16 32 P12_RSTN 8 16 32 P16_RSTN 8 16 32 P20_RSTN 8 16 32...
  • Page 45: Hot Plug Control Ports

    +3V3_PS +12V2_PS +3V3_PS S8_3V 0.008 R246 R254 R256 S8_12V R248 0.013 R252 LTC4242CUHF 12VOUT1 3VIN1 12VGATE1 3VSENSE1 S8_3VAUX 12VSENSE1 3VGATE1 12VIN1 3VOUT1 AUXIN1 AUXOUT1 R225 AUXON1 P8_PEP R226 R227 FAULTN1 FON1 P8_PFN R228 AUXFAULTN1 ENN1 R229 AUXPGOODN1 P8_PWRGDN R230 PGOODN1 GND1 R231 FAULTN2...
  • Page 46 +3V3_PS +12V3_PS +3V3_PS S16_3V 0.008 R281 R289 R291 S16_12V R283 0.013 R287 LTC4242CUHF 12VOUT1 3VIN1 12VGATE1 3VSENSE1 S16_3VAUX 12VSENSE1 3VGATE1 12VIN1 3VOUT1 AUXIN1 AUXOUT1 R260 AUXON1 P16_PEP R261 R262 FAULTN1 FON1 P16_PFN R263 AUXFAULTN1 ENN1 R264 AUXPGOODN1 P16_PWRGDN R265 PGOODN1 GND1 R266 FAULTN2...
  • Page 47 +3V3 +3V3 +3V3 +3V3 SN74LVC1G125 SN74LVC1G125 SN74LVC1G125 P23_RSTN P15_RSTN P7_RSTN OE_N OE_N OE_N SLOT_RSTN23 SLOT_RSTN15 SLOT_RSTN7 R1285 SLOT_WAKEN0 37 38 39 37 38 39 37 38 39 R1286 SLOT_WAKEN1 U100 U108 R1287 SLOT_WAKEN2 SLOT_WAKEN3 SN74LVC1G125 SN74LVC1G125 SN74LVC1G125 R1288 P22_RSTN P14_RSTN P6_RSTN OE_N OE_N...
  • Page 48 +3V3 R306 0603 120OHM 0805 400MA 22PF C270 22PF C271 ICS841484 XTAL_IN XTAL_OUT REF_IN VDDA 33.2 R301 REF_SEL REF_OUT ICS_FS R302 CGCLKP 33.2 FSEL0 33.2 R307 CGCLKN FSEL1 33.2 R303 678005005 33.2 R308 OE_REFOUT R304 CG_SATA_CLKP 33.2 MR_nOE 33.2 R309 CG_SATA_CLKN IREF ICS_SSM...
  • Page 49 +3V3 R333 600OHM 0805 500MA +3V3 SILKSCREEN LABEL: ICS9DB803 SWITCH S11 DESCRIPTION ------------------- P8_CLK_EN VDDA P12_CLK_EN P16_CLK_EN BGCLK0P_R 33.2 R334 BGCLK0P MAIN_CLKP SRC_IN DIF_0 P20_CLK_EN R335 MAIN_CLKN BGCLK0N_R 33.2 BGCLK0N SRC_IN# DIF_0# ------------------- BGCLK1P_R 33.2 R336 BGCLK1P OE0# DIF_1 R337 BGCLK1N_R 33.2 BGCLK1N...
  • Page 50 PXXCLK - DUT CLK LPXXLCK - LOCAL CLOCK GEN. PORT CLK SHXXCLK - SLOT HDR. CLK 678005005 P8_SATACLKP HDR_2x5 P08CLKP P08CLKN P8_SATACLKN LP8_CLKP LP8_CLKN SH8_CLKP MTG1 P8_SATARSTN SH8_CLKN MTG1 TP129 MTG2 MTG2 P8_SATACLKP P8_SATACLKN VERT-SM 2.00MM NO-SHROUD 678005005 P16_SATACLKP HDR_2x5 P16CLKP P16CLKN P16_SATACLKN...
  • Page 51 SXXCLK - SLOT CLK BSXXLCK - BUFFER SLOT CLK LSXXCLK - LOCAL CLOCK GEN. SLOT CLK SHXXCLK - SLOT HDR.CLK 678005005 678005005 S8_SATACLKP S16_SATACLKP S8_SATACLKN S16_SATACLKN HDR_2x6 HDR_2x6 LS8_CLKP LS8_CLKN LS16_CLKP LS16_CLKN S8_CLKP S8_CLKN S8_SATA_RSTN S16_CLKP S16_CLKN S16_SATA_RSTN BS08CLKP S8_SATA_WAKE BS16CLKP S16_SATA_WAKE BS08CLKN...
  • Page 52 +3V3_PS MMBT3904 R506 0603 SPDT_TGL PS_ENABLEN +12V3_PS MTG1 MTG2 +5V0_PS +5V0_PS +3V3_PS +3V3_PS 0039291247 +3.3V_1 +3.3V_4 +3.3V_2 -12V_1 GND_1 GND_4 +5V_1 PS-ON GND_2 GND_5 +5V_2 GND_6 GND_3 GND_7 PWROK +5VAB +5V_3 +12V3_1 +5V_4 +12V3_2 +5V_5 +3.3V_3 GND_8 RIGHT ANGLED +12V3_PS +12V3_PS +3V3 +12V1_PS...
  • Page 53 +12V3_PS +3V3 VDD_IO, 3.3V CONN BANANA LTM4603 VIN1 VOUT1 VIN2 VOUT2 VIN3 VOUT3 VIN4 VOUT4 VIN5 VOUT5 VIN6 VOUT6 CONN BANANA VIN7 VOUT7 VIN8 VOUT8 VIN9 VOUT9 VIN10 VOUT10 VIN11 VOUT11 VIN12 VOUT12 VIN13 VOUT13 VIN14 VOUT14 VIN15 VOUT15 +3V3_IO VIN16 VOUT16 ROUTE AS POWER NET OR ISLAND...
  • Page 54 +12V3_PS +3V3 LTM4603 VDD_CORE, 1.0V VIN1 VOUT1 VIN2 VOUT2 VIN3 VOUT3 CONN BANANA VIN4 VOUT4 VIN5 VOUT5 VIN6 VOUT6 VIN7 VOUT7 J114 VIN8 VOUT8 VIN9 VOUT9 CONN BANANA VIN10 VOUT10 VIN11 VOUT11 VIN12 VOUT12 VIN13 VOUT13 J113 VIN14 VOUT14 VIN15 VOUT15 +1V0_CORE VIN16...
  • Page 55 +12V3_PS +3V3 LTM4603 VDD_PEA, 1.0V VIN1 VOUT1 VIN2 VOUT2 VIN3 VOUT3 CONN BANANA VIN4 VOUT4 VIN5 VOUT5 VIN6 VOUT6 VIN7 VOUT7 J115 VIN8 VOUT8 VIN9 VOUT9 VIN10 VOUT10 VIN11 VOUT11 VIN12 VOUT12 VIN13 VOUT13 VIN14 VOUT14 VIN15 VOUT15 +1V0_PEA VIN16 VOUT16 ROUTE AS POWER NET OR ISLAND VIN17...
  • Page 56 +12V3_PS +3V3 LTM4603 VDD_PEHA, 2.5V VIN1 VOUT1 VIN2 VOUT2 VIN3 VOUT3 CONN BANANA VIN4 VOUT4 VIN5 VOUT5 J116 VIN6 VOUT6 VIN7 VOUT7 VIN8 VOUT8 VIN9 VOUT9 VIN10 VOUT10 VIN11 VOUT11 VIN12 VOUT12 VIN13 VOUT13 VIN14 VOUT14 VIN15 VOUT15 +2V5_PEHA VIN16 VOUT16 ROUTE AS POWER NET OR ISLAND VIN17...
  • Page 57 +12V3_PS +3V3 LTM4603 VDD_PETA, 1.0V VIN1 VOUT1 VIN2 VOUT2 VIN3 VOUT3 CONN BANANA VIN4 VOUT4 VIN5 VOUT5 J117 VIN6 VOUT6 VIN7 VOUT7 VIN8 VOUT8 VIN9 VOUT9 VIN10 VOUT10 VIN11 VOUT11 VIN12 VOUT12 VIN13 VOUT13 VIN14 VOUT14 VIN15 VOUT15 +1V0_PETA VIN16 VOUT16 VIN17 VOUT17...
  • Page 58 +3V3 +3V3 +3V3 +3V3 +3V3 SN74LVC1G125 +3V3 SATAIN_RSTN OE_N TLC7733D RESINN R644 SENSE RESET MAIN_RSTN 0603 6 39 CONTROL RESETN FUNDAMENTAL RESET SPDT_MOM MOMSW_RSTN MTG1 MTG2 +3V3 +3V3 +3V3 BOOT EEPROM SOCKETED (52-298-000) +3V3 JTAG HDR_2x7 DUT_JTAG_TRST_N DUT_JTAG_TDI DUT_JTAG_TDO 24LC512 DUT_JTAG_TMS MSMBCLK DUT_JTAG_TCK...
  • Page 59 +3V3 (GREEN) ACTIVE HIGH - DIP STK12CFG STK2CFG4 R796 DS102 STK12CFG STK2CFG3 R797 DS103 DIPSW8 STK2CFG2 R798 DS104 STK2CFG0 3 6 28 STK2CFG1 STK2CFG1 R799 DS105 3 6 28 STK2CFG2 6 28 STK2CFG3 STK2CFG0 R800 DS106 6 28 STK2CFG4 6 28 +3V3 SPARE1 TP106...
  • Page 60 +3V3 GPIO ALT0 ALT1 ----------------------------------- GPIO0 R1368 DS406 | PART0PERSTN | P16LINKUPN ----------------------------------- GPIO1 R1369 DS407 | PART1PERSTN | P16ACTIVEN ----------------------------------- GPIO2 R1370 DS408 | PART2PERSTN | P4LINKUPN ----------------------------------- GPIO3 R1371 DS409 | PART3PERSTN | P4ACTIVEN ----------------------------------- GPIO4 R1372 DS410 | FAILOVER0 | P0LINKUPN -----------------------------------...
  • Page 61 +3V3 +3V3 (RED) ACTIVE LOW - POWER FAULT (GREEN) ACTIVE LOW - POWER GOOD P23_PFN P23_PWRGDN R663 PORT 23 R687 DS29 PORT 23 P22_PFN P22_PWRGDN R664 PORT 22 R688 DS30 PORT 22 P21_PFN P21_PWRGDN R665 PORT 21 R689 DS31 PORT 21 P20_PFN P20_PWRGDN R666...
  • Page 62 +3V3 +3V3 (ORANGE) ACTIVE LOW - ATTENTION OUTPUT (GREEN) ACTIVE LOW - POWER INDICATOR P23_AIN P23_PIN R900 DS206 PORT 23 R924 DS230 PORT 23 P22_AIN P22_PIN R901 DS207 PORT 22 R925 DS231 PORT 22 P21_AIN P21_PIN R902 DS208 PORT 21 R926 DS232 PORT 21...
  • Page 63 +3V3 (GREEN) ACTIVE HIGH - POWER ENABLE (RED) ACTIVE LOW - HP SLOT RST P23_PEP P23_RSTN R711 DS53 PORT 23 R735 DS77 PORT 23 P22_PEP P22_RSTN R712 DS54 PORT 22 R736 DS78 PORT 22 P21_PEP P21_RSTN R713 DS55 PORT 21 R737 DS79 PORT 21...
  • Page 64 +3V3 (GREEN) ACTIVE HIGH - INTERLOCK INPUT (RED) ACTIVE LOW - MRL P23_ILOCKST P23_MRLN R948 DS254 PORT 23 R972 DS278 PORT 23 P22_ILOCKST P22_MRLN R949 DS255 PORT 22 R973 DS279 PORT 22 P21_ILOCKST P21_MRLN R950 DS256 PORT 21 R974 DS280 PORT 21 P20_ILOCKST P20_MRLN...
  • Page 65 +3V3 +3V3 (RED) ACTIVE LOW - PARTITION FUND. RESET (RED) ACTIVE LOW - SLOT HEADER RESET PART7_PERSTN SLOT_HDR_RSTN20 R1020 DS326 PART 7 R1650 DS415 SLOT 20 PART6_PERSTN SLOT_HDR_RSTN16 R1021 DS327 PART 6 R1651 DS416 SLOT 16 PART5_PERSTN SLOT_HDR_RSTN12 R1022 DS328 PART 5 R1652 DS417...
  • Page 66 +3V3 +3V3 (GREEN) ACTIVE LOW - LINK UP (BLUE) ACTIVE LOW - LINK ACTIVITY P23_LINKUPN P23_ACTIVEN R1172 DS334 PORT 23 R1196 DS358 PORT 23 549R BLUE P22_LINKUPN P22_ACTIVEN R1173 DS335 PORT 22 549R R1197 DS359 BLUE PORT 22 P21_LINKUPN P21_ACTIVEN R1174 DS336 PORT 21...
  • Page 67 MINIMUM POWER SUPPLY LOADS +12V1_PS +12V2_PS +12V2_PS +12V2_PS +12V2_PS +12V2_PS +12V2_PS +12V3_PS +12V3_PS +12V3_PS +12V3_PS +12V3_PS +12V3_PS +3V3_PS +3V3_PS +5V0_PS +5V0_PS +5V0_PS EB-LOGAN-19 TITLE MIN LOAD RESISTORS SIZE DRAWING NO. FAB P/N REV. SCH-PESEB-002 18-692-000 AUTHOR CHECKED BY CONFIDENTIAL PROPERTY OF INTEGRATED DEVICE TECHNOLOGY, INC. Tony Tran Derek Huang 6024 SILVER CREEK VALLEY ROAD.
  • Page 68 HDR_2x30 HDR_2x30 HDR_2x30 R1220 SLOT_RSTN8 R1240 SLOT_RSTN12 R1260 SLOT_RSTN4 16 39 16 39 16 38 39 P8_PDN P12_PDN P4_PDN 3 8 29 3 8 29 8 29 SLOT_WAKEN8 SLOT_WAKEN12 SLOT_WAKEN4 R1221 R1241 R1261 3 16 3 16 P8_PWRGDN P12_PWRGDN P4_PWRGDN 8 14 30 8 14 30 8 30...
  • Page 69 HDR_2x10 HDR_2x10 PART0_PERSTN SLOT_RSTN0 PART4_PERSTN SLOT_RSTN0 16 37 38 39 16 37 38 39 SLOT_RSTN2 SLOT_RSTN2 16 37 38 39 16 37 38 39 SLOT_RSTN4 SLOT_RSTN4 16 37 38 39 16 37 38 39 SLOT_RSTN6 SLOT_RSTN6 16 37 38 39 16 37 38 39 SLOT_HDR_RSTN8 SLOT_HDR_RSTN8...
  • Page 70 HDR_2x6 SLOT_HDR_RSTN8 MAIN_RSTN 6 27 39 SLOT_RSTN8 16 37 39 SLOT_HDR_RSTN12 3 6 34 38 39 SLOT_HDR_RSTN16 4 6 34 38 39 SLOT_HDR_RSTN20 4 6 34 38 39 S8_SATA_RSTN VERT-TH J129 2.54MM NO-SHROUD NOTE: DNP JUMPERS WHEN IOEXPANDER IS ENABLED HDR_2x6 SLOT_HDR_RSTN12 MAIN_RSTN...
  • Page 71 +3V3 R1471 0603 120OHM FB12 0805 400MA 22PF C692 22PF C693 ICS841484 XTAL_IN XTAL_OUT REF_IN VDDA 33.2 R1466 REF_SEL REF_OUT TP99 R1467 P8_ICS_FSEL0 33.2 LP8_CLKP FSEL0 33.2 R1472 LP8_CLKN FSEL1 33.2 R1468 LS8_CLKP 678005005 33.2 R1473 LS8_CLKN OE_REFOUT R1469 P8_ICS_MR 33.2 LSATA8_CLKP MR_nOE...
  • Page 72 +3V3 R1519 0603 FB14 120OHM 0805 400MA 22PF C714 22PF C715 ICS841484 XTAL_IN XTAL_OUT REF_IN VDDA R1514 33.2 REF_SEL REF_OUT TP101 P16_ICS_FSEL0 33.2 R1515 LP16_CLKP FSEL0 R1520 33.2 LP16_CLKN FSEL1 33.2 R1516 678005005 LS16_CLKP 33.2 R1521 LS16_CLKN OE_REFOUT P16_ICS_MR 33.2 R1517 LSATA16_CLKP MR_nOE...

Table of Contents