Download Print this page

Advertisement

Quick Links

1
Introduction
The LMR10530 evaluation module is designed to provide the power supply design engineer with a fully
functional regulator design using the LMR10530 3MHz switching regulator in an WSON-10 package. The
evaluation module is configured to provide an output of 1.2V at up to 3A from an input voltage range of 3V
to 5.5V.
The printed circuit board consists of 4 layers of copper on FR4 material. The middle layers are solid
ground layers with the first middle layer having a small polygon cut out for the V
ground layer helps in minimizing the AC current loop. The LMR10530 is thermally tied to the other layers
by thermal vias directly underneath the device. This user's guide contains the evaluation module
schematic, a quick setup procedure, and a Bill-of-Materials (BOM). For complete circuit design
information, see LMR10530 SIMPLE SWITCHER 5.5Vin, 3.0A Step-Down Voltage Regulator in WSON-10
(SNVS814).
The module has a C
helps to minimize the output voltage overshoot during sluggish startup. For suggested cap values, see the
LMR10530 datasheet (SNVS814). The module also has a reserved footprint for an additional output cap,
C
, for certain applications requiring more capacitance.
o2
The performance of the evaluation board is:
Input Range: 3 to 5.5V
Output Voltage: 1.2V
Output Current: 0 to 3A
Frequency of Operation: 3000 kHz
Board Size: 2.016 × 1.08 inches (51.2 × 27.43 mm)
2
Evaluation Board Schematic
VIN
Rinc
Ren
Cin
Cinc
All trademarks are the property of their respective owners.
SNVU192A – October 2012 – Revised April 2013
Submit Documentation Feedback
AN-2280 LMR10530 Evaluation Module
capacitor footprint reserved for applications requiring higher V
ff
U1
9
8
SW
VIND
10
7
VIND
SW
2
5
EN
EN
FB
4
1
VINC
NC
11
DAP
6
3
PGND
SGND
LMR10530YSD
GND
Figure 1. LMR10530 Evaluation Module Schematic
Copyright © 2012–2013, Texas Instruments Incorporated
SNVU192A – October 2012 – Revised April 2013
SW
L1
SW
D1
AN-2280 LMR10530 Evaluation Module
User's Guide
node. The intermediate
IN
. The C
cap also
OUT
ff
Rfbt
Cff
Co1
Rfbb
VOUT
Co2
1

Advertisement

loading

Summary of Contents for Texas Instruments LMR10530

  • Page 1 V node. The intermediate ground layer helps in minimizing the AC current loop. The LMR10530 is thermally tied to the other layers by thermal vias directly underneath the device. This user's guide contains the evaluation module schematic, a quick setup procedure, and a Bill-of-Materials (BOM).
  • Page 2 3 Amps. The LMR10530 is designed to skip some pulses at very light loads to maintain output voltage regulation. Depending on load levels, the circuit may operate in either discontinuous or continuous conduction mode.
  • Page 3 Powering and Loading Considerations www.ti.com Typical Test Setup Figure 2. Efficiency Measurements Oscilloscope VOUT Figure 3. Voltage Ripple Measurements SNVU192A – October 2012 – Revised April 2013 AN-2280 LMR10530 Evaluation Module Submit Documentation Feedback Copyright © 2012–2013, Texas Instruments Incorporated...
  • Page 4 Powering and Loading Considerations www.ti.com VOUT Figure 4. Edge Connector Schematic AN-2280 LMR10530 Evaluation Module SNVU192A – October 2012 – Revised April 2013 Submit Documentation Feedback Copyright © 2012–2013, Texas Instruments Incorporated...
  • Page 5 Board Images www.ti.com Board Images Figure 5. Top Side SNVU192A – October 2012 – Revised April 2013 AN-2280 LMR10530 Evaluation Module Submit Documentation Feedback Copyright © 2012–2013, Texas Instruments Incorporated...
  • Page 6 Board Images www.ti.com Figure 6. Bottom Side AN-2280 LMR10530 Evaluation Module SNVU192A – October 2012 – Revised April 2013 Submit Documentation Feedback Copyright © 2012–2013, Texas Instruments Incorporated...
  • Page 7: Typical Performance Characteristics

    200 ns/DIV Load Transient = 5.5V, I = 0.3A to 3A 500 mA/Div = 1.2V 100 mV/Div 100 Ps/DIV SNVU192A – October 2012 – Revised April 2013 AN-2280 LMR10530 Evaluation Module Submit Documentation Feedback Copyright © 2012–2013, Texas Instruments Incorporated...
  • Page 8: Bill Of Materials

    Test Point Loop 5011 Keystone Test Point Loop 5011 Keystone VOUT Test Point Loop 5013 Keystone Test Point Loop 5014 Keystone AN-2280 LMR10530 Evaluation Module SNVU192A – October 2012 – Revised April 2013 Submit Documentation Feedback Copyright © 2012–2013, Texas Instruments Incorporated...
  • Page 9 Layout www.ti.com Layout Figure 7. Top Copper Figure 8. Top Overlay SNVU192A – October 2012 – Revised April 2013 AN-2280 LMR10530 Evaluation Module Submit Documentation Feedback Copyright © 2012–2013, Texas Instruments Incorporated...
  • Page 10 Layout www.ti.com Figure 9. Internal Plane 1 Figure 10. Internal Plane 2 AN-2280 LMR10530 Evaluation Module SNVU192A – October 2012 – Revised April 2013 Submit Documentation Feedback Copyright © 2012–2013, Texas Instruments Incorporated...
  • Page 11 Layout www.ti.com Figure 11. Bottom Overlay Figure 12. Bottom Copper SNVU192A – October 2012 – Revised April 2013 AN-2280 LMR10530 Evaluation Module Submit Documentation Feedback Copyright © 2012–2013, Texas Instruments Incorporated...
  • Page 12: Important Notice

    IMPORTANT NOTICE Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue.
  • Page 13 Mouser Electronics Authorized Distributor Click to View Pricing, Inventory, Delivery & Lifecycle Information: Texas Instruments LMR10530YSDEVM/NOPB...