Mitsubishi MELSEC-Q Series Programming Manual page 122

Hide thumbs Also See for MELSEC-Q Series:
Table of Contents

Advertisement

4 SFC PROGRAM CONFIGURATION
(g) While online change (inactive block) is executed to the specified block when this instruction
is executed, the instruction will be ignored (equivalent to the NOP instruction), and the
online change processing will continue. (Universal model QCPU whose serial number (first
five digits) is "12052" or later, and the LCPU whose serial number (first five digits) is
"15102" or later only)
(2) Step END instruction (RST)
(a) A specified step at a specified block is forcibly deactivated. "Coil HOLD" and "operation
HOLD" steps are subject to this instruction.
(b) When the number of active steps in the corresponding block reaches 0 due to the
execution of this instruction, END step processing is performed and the block becomes
inactive.
When the bock START/END bit of the SFC information devices has been set, the
corresponding bit device changes from ON to OFF.
(c) If the RST instruction is executed at a step located in a parallel branch, the parallel coupling
condition will remain unsatisfied.
(d) If a specified step is already inactive when this instruction is executed, the instruction will
be ignored (equivalent to the NOP instruction).
(e) When the operation output is used to end the step, do not specify the current step as the
specified step number.
If the current step is designated as the specified step number, normal operation will not be
performed.
(f) Specify the step as described below.
1) In the case of SFC program
2) In the case of sequence program
4 - 64
S0
S1
S2
• Use "Sn" when specifying the step in the current block.
• Use "BLm\Sn" when specifying the step in another block.
• Use "BLm\Sn" when executing the step END instruction in the sequence program.
• When the block number is not specified, specify the block number with the BRSET
instruction.
Note, however, that the following CPU modules cannot use the BRSET instruction.
When no block number is specified, the block 0 is set.
• Basic model QCPU
• Universal model QCPU whose serial number (first five digits) is "13101" or earlier
• LCPU
MO
RST
S1
4 - 64

Advertisement

Table of Contents
loading

This manual is also suitable for:

Melsec-l seriesMelsec-qna seriesMelsec q series

Table of Contents