ZiLOG Z80 User Manual page 64

< %27
7UGT U /CPWCN

80
([WHQGHG $GGUHVVLQJ
([WHQGHG $GGUHVVLQJ SURYLGHV IRU WZR E\WHV  ELWV RI DGGUHVV WR EH
LQFOXGHG LQ WKH LQVWUXFWLRQ 7KLV GDWD FDQ EH DQ DGGUHVV WR ZKLFK D
SURJUDP FDQ MXPS RU LW FDQ EH DQ DGGUHVV ZKHUH DQ RSHUDQG LV ORFDWHG
Op Code
Low Order Address to Low Order Operand
High Order Address to Low Order Operand
([WHQGHG DGGUHVVLQJ LV UHTXLUHG IRU D SURJUDP WR MXPS IURP DQ\ ORFDWLRQ
LQ PHPRU\ WR DQ\ RWKHU ORFDWLRQ RU ORDG DQG VWRUH GDWD LQ DQ\ PHPRU\
ORFDWLRQ
'XULQJ H[WHQGHG DGGUHVVLQJ XVH VSHFLI\ WKH VRXUFH RU GHVWLQDWLRQ DGGUHVV
RI DQ RSHUDQG 7KLV QRWDWLRQ
PHPRU\ DW  ZKHUH
nn
7KH WZR E\WHV RI DGGUHVV
7KH XVH RI WKH SDUHQWKHVHV DOZD\V PHDQV WKDW WKH YDOXH HQFORVHG ZLWKLQ
WKHP LV XVHG DV D SRLQWHU WR D PHPRU\ ORFDWLRQ )RU H[DPSOH 
UHIHUV WR WKH FRQWHQWV RI PHPRU\ DW ORFDWLRQ 
,QGH[HG $GGUHVVLQJ
,Q WKLV W\SH RI DGGUHVVLQJ WKH E\WH RI GDWD IROORZLQJ WKH 2S &RGH
FRQWDLQV D GLVSODFHPHQW WKDW LV DGGHG WR RQH RI WKH WZR LQGH[ UHJLVWHUV WKH
2S &RGH VSHFLILHV ZKLFK LQGH[ UHJLVWHU LV XVHG WR IRUP D SRLQWHU WR
PHPRU\ 7KH FRQWHQWV RI WKH LQGH[ UHJLVWHU DUH QRW DOWHUHG E\ WKLV
RSHUDWLRQ
Op Code
Two Byte Op Code
Op Code
Operand added to index register
Displacement
to form a pointer to memory
$Q H[DPSOH RI DQ LQGH[HG LQVWUXFWLRQ LV WR ORDG WKH FRQWHQWV RI WKH
PHPRU\ ORFDWLRQ ,QGH[ 5HJLVWHU  'LVSODFHPHQW LQWR WKH DFFXPXODWRU
One or
Two Bytes
LV XVHG WR LQGLFDWH WKH FRQWHQW RI
nn
LV WKH ELW DGGUHVV VSHFLILHG LQ WKH LQVWUXFWLRQ
nn
DUH XVHG DV D SRLQWHU WR D PHPRU\ ORFDWLRQ
nn
= &38 ,QVWUXFWLRQ 'HVFULSWLRQ