ZiLOG Z80 User Manual page 16

8VHU¶V 0DQXDO
= &38
[YL
0DQXDO &RQYHQWLRQV
80
= &38 ,QVWUXFWLRQ 'HVFULSWLRQ
Presents the User's Manual instruction types, addressing modes and
instruction Op Codes.
= ,QVWUXFWLRQ 6HW
Presents an overview of the User's Manual assenbly language, status
indicator flags and the Z80 instructions.
5HODWHG 'RFXPHQWV
Part Number Title
Part Number Title
Part Number Title
The following assumptions and conventions are adopted to provide clarity
and ease of use:
8VH RI WKH :RUGV 6HW DQG &OHDU
The words set and clear imply that a register bit or a condition contains
the values logical 1 and logical 0, respectively. When either of these
terms is followed by a number, the word logical may not be included, but
it is implied.
1RWDWLRQ IRU %LWV DQG 6LPLODU 5HJLVWHUV
A field of bits within a register is designated as: Register (n–n). For
example: (31–20). A field of bits within a bus is designated as:
PWM_CR
Bus . For example: PCntl
n–n
designated as: Registern–Registern. For example: OPBCS5–OPBCS0.
. A range of similar (whole) registers is
7–4
DC number
DC number
DC number
0DQXDO 2EMHFWLYHV