< %27
7UGT U /CPWCN
$FWLRQ
CPU Reset
DI Instruction Execution
EI Instruction Execution
LD A,I Instruction Execution *
LD A,R instruction Execution *
Accept NMI
RETN Instruction Execution IFF2 *
&38 5HVSRQVH
80
7DEOH ,QWHUUXSW (QDEOH'LVDEOH )OLS)ORSV
1RQ0DVNDEOH
7KH &38 DOZD\V DFFHSWV D QRQPDVNDEOH LQWHUUXSW :KHQ WKLV RFFXUV WKH
&38 LJQRUHV WKH QH[W LQVWUXFWLRQ WKDW LW IHWFKHV DQG LQVWHDG SHUIRUPV D
UHVWDUW WR ORFDWLRQ + 7KH &38 IXQFWLRQV DV LI LW KDG UHF\FOHG D UHVWDUW
LQVWUXFWLRQ EXW WR D ORFDWLRQ RWKHU WKDQ RQH RI WKH HLJKW VRIWZDUH UHVWDUW ORFD
WLRQV $ UHVWDUW LV PHUHO\ D FDOO WR D VSHFLILF DGGUHVV LQ SDJH RI PHPRU\
7KH &38 FDQ EH SURJUDPPHG WR UHVSRQG WR WKH PDVNDEOH LQWHUUXSW LQ DQ\
RQH RI WKUHH SRVVLEOH PRGHV
0RGH
7KLV PRGH LV VLPLODU WR WKH $ LQWHUUXSW UHVSRQVH PRGH :LWK WKLV
PRGH WKH LQWHUUXSWLQJ GHYLFH FDQ SODFH DQ\ LQVWUXFWLRQ RQ WKH GDWD EXV DQG
WKH &38 H[HFXWHV LW 7KXV WKH LQWHUUXSWLQJ GHYLFH SURYLGHV WKH QH[W LQVWUXF
WLRQ WR EH H[HFXWHG 2IWHQ WKLV LV D UHVWDUW LQVWUXFWLRQ EHFDXVH WKH LQWHU
UXSWLQJ GHYLFH RQO\ QHHG VXSSO\ D VLQJOH E\WH LQVWUXFWLRQ $OWHUQDWLYHO\ DQ\
,)) ,)) &RPPHQWV
0
0
Maskable Interrupt, INT Disabled
0
0
Maskable INT Disabled
1
1
Maskable, INT Enabled
IFF2 ñ Parity Flag
*
IFF2 ñ Parity Flag
*
Maskable ñ Interrupt
0
*
IFF2 ñ indicates completion of non-
maskable interrupt service routine.
2YHUYLHZ
Need help?
Do you have a question about the Z80 and is the answer not in the manual?