Block Diagram - Hdmi Section (1/2) - Sony STR-DA5400ES Service Manual

Multi channel av receiver
Hide thumbs Also See for STR-DA5400ES:
Table of Contents

Advertisement

STR-DA5400ES
Q Q
3 7 6 3 1 5 1 5 0
6-4.

BLOCK DIAGRAM - HDMI Section (1/2) -

DATA0+
7
52
DATA0–
9
51
DATA1+
4
55
DATA1–
6
54
DATA2+
1
58
DATA2–
3
57
CN3501
HDMI
CLOCK+
10
49
ASSIGNABLE
CLOCK–
12
48
(INPUT ONLY)
IN 6
SDA (5V)
16
45
SCL (5V)
15
46
HOT PLUG DET
19
44
+5V POWER
18
CEC
13
DATA0+
7
71
DATA0–
9
70
DATA1+
4
74
DATA1–
6
73
DATA2+
1
77
CN3502
DATA2–
3
76
HDMI
CLOCK+
10
68
ASSIGNABLE
(INPUT ONLY)
CLOCK–
12
67
IN 5
(for AUDIO)
SDA (5V)
16
63
T E
15
64
SCL (5V)
L
1 3 9 4 2 2 9 6 5 1 3
HOT PLUG DET
19
62
+5V POWER
18
CEC
13
DATA0+
7
9
DATA0–
9
8
DATA1+
4
12
DATA1–
6
11
DATA2+
1
15
CN3503
DATA2–
3
14
HDMI
CLOCK+
10
6
ASSIGNABLE
(INPUT ONLY)
CLOCK–
12
5
IN 4
SDA (5V)
16
2
SCL (5V)
15
3
HOT PLUG DET
19
80
+5V POWER
18
+5V POWER SELECT
CEC
13
IC3526
14
1Y1
1-COM
13
1Y2
15
CEC
1Y3
11
+5V POWER 3
5
2Y1
2-COM
3
31
+5V POWER 2
2Y2
2
(Page 31)
+5V POWER 1
4
2Y3
A
B
10
9
w w w
BUFFER
IC3525
• SIGNAL PATH
: AUDIO (DIGITAL)
: VIDEO
STR-DA5400ES
ADT0P
ADT0N
ADT1P
ADT1N
ADT2P
ADT2N
YDT0P 31
44
R0X0+
YDT0N
32
43
R0X0–
ACLKP
ACLKN
YDT1P
28
48
R0X1+
YDT1N
29
47
R0X1–
SDA_A
YDT2P
25
52
R0X2+
ODCK 5
SCL_A
YDT2N
26
51
R0X2–
YCLKP
HPD_A
34
40
R0XC+
YCLKN
35
39
R0XC–
HSYNC 20
HDMI INPUT
HDMI RECEIVER
VSYNC 21
SELECTOR
IC3511
DE 19
IC3503
(1/2)
SPDIF 78
BDT0P
BDT0N
SD0 -SD3
94
XTALOUT
X3501
BDT1P
28.322MHz
BDT1N
95
XTALIN
BDT2P
BDT2N
BCLKP
MCLK 89
BCLKN
SCK 86
WS 85
SDA_B
SCL_B
HPD_B
35
30
27
26
34
33
29 28
CDT0P
CDT0N
CDT1P
CDT1N
CDT2P
CDT2N
SDA_SINK 39
CCLKP
SCL_SINK 38
CCLKN
1444_HPD[1]
HPD_SINK 40
1444_OEB[1]
SDA_C
OUTDIS 42
1444_SELA[1]
SCL_C
SELA 23
1444_SELB[1]
SELB 22
1444_SELC[1]
HPD_C
SELC 21
LEVEL SHIFT
Q3501
LEVEL SHIFT
Q3500
UC3V_SDA
UC3V_SCL
x
a o
93
94
99
100
101
118
117
.
i
96
+5V_SELB
95
+5V_SELA
http://www.xiaoyu163.com
BUS
SWITCH
IC3859
CLOCK SELECT
IC3864
CLK3 5
3
2D+
1
REF
CLK1 3
1
1D+
D+ 8
BUS
CLK2 2
2
1D-
D- 7
SWITCH
IC3858
4
2D-
CLOCK GENERATOR
9
S
IC3862
4
Q
Q
3
7
BUFFER
IC3524
DSDA
37
(Page 31)
DSCL
DATA SELECTOR
EEPROM
IC3508
IC3509
4
2Y3
2-COM
3
5 SDA
2Y1
5
2Y0
1
11
1Y3
1-COM
13
6 SCL
14
1Y1
12
1Y0
B
A
WP
9
10
7
u 1 6 3
y
9
8
173
VIDEO SYSTEM CONTROLLER
IC3610 (1/3)
30
30
2
4
8
9
9
HDMI TRANSMITTER
IC3513
TX0+ 34
TX0– 33
TX1+ 37
TX1– 36
TX2+ 40
TX2– 39
TXC+ 31
88
IDCK
TXC– 30
DSDA 47
HSYNC
2
DSCL 46
3
VSYNC
1
DE
HPD
51
21
DL2
4
SPDIF
4
SD0 -SD3
4
DL0, DR1,
DL1, DR2
15
DCLK
INT 24
16
DR0
RESET# 25
5
MCLK
CSDA 49
11
SCK
CSCL 48
10
WS
6
3
1
5
1
5
0
8
9
RELAY DRIVE
IC3860
HDMI TRANSMITTER
IC3514
TX0+ 34
TX0– 33
TX1+ 37
TX1– 36
TX2+ 40
TX2– 39
88
IDCK
2
HSYNC
TXC+ 31
3
VSYNC
TXC– 30
1
DE
21
DL2
DSDA 47
4
SPDIF
DSCL 46
4
SD0 -SD3
HPD
51
4
DL0, DR1,
DL1, DR2
15
DCLK
INT 24
16
DR0
RESET# 25
5
MCLK
CSDA 49
11
SCK
CSCL 48
10
WS
m
c o
.
2
8
9
9
32
D-VIDEO BUS
(Page 32)
7
DATA0+
DATA0–
9
4
DATA1+
6
DATA1–
1
DATA2+
CN3511
3
DATA2–
HDMI
ASSIGNABLE
10
CLOCK+
(INPUT ONLY)
12
CLOCK–
OUT A
16
SDA (5V)
15
SCL (5V)
HOT PLUG DET
19
13
CEC
CEC DATA
CEC_TX
24
SWITCH
CEC_RX
Q2501 – 2504
(Page 37)
TX_INT[1]
(Page
TX_RST[1]
32)
UC3V_SDA,
UC3V_SCL
UC3V_SDA
33
UC3V_SCL
(Page
SD3
SD3
27)
SD2
RY3601
2
4
9
8
2
9
9
SD2
SD1
36
SD1
SD0
SD0
HDMI_SPDIF
(Page
HDMI_SPDIF
1
27)
HDMI_BCK, HDMI_LRCK,
HDMI_MCK
8
(Page
27)
7
DATA0+
9
DATA0–
4
DATA1+
6
DATA1–
1
DATA2+
CN3512
3
DATA2–
HDMI
ASSIGNABLE
10
CLOCK+
(INPUT ONLY)
12
CLOCK–
OUT B
16
SDA (5V)
15
SCL (5V)
HOT PLUG DET
19
TX_INT[2]
TX_RST[2]
UC3V_SDA
UC3V_SCL
172
30
123 170 169

Hide quick links:

Advertisement

Table of Contents
loading

Table of Contents